## Atmel AVR XMEGA B1 8- and 16-bit Microcontroller

## ATxmega128B1 / ATxmega64B1

## Features

- High-performance, low-power Atme $l^{\circledR}$ AVR $^{\circledR}$ XMEGA ${ }^{\circledR}$ 8- and16-bit Microcontroller
- Nonvolatile program and data memories
- $64 \mathrm{~K}-128 \mathrm{KBytes}$ of in-system self-programmable flash
- $4 \mathrm{~K}-8 \mathrm{KBytes}$ boot section
- 2KBytes EEPROM
- 4 K - 8 KBytes internal SRAM
- Peripheral features
- Two-channel DMA controller
- Four-channel event system
- Three 16-bit timer/counters
- Two timer/counters with four output compare or input capture channels
- One timer/counter with two output compare or input capture channels
- High resolution extensions one timer/counter
- Advanced waveform extension (AWeX) on one timer/counter
- Split mode on two timer/counters
- One USB device interface
- USB 2.0 full speed (12Mbps) and low speed (1.5Mbps) device compliant
- 32 endpoints with full configuration flexibility
- Two USARTs with IrDA support for one USART
- AES and DES crypto engine
- CRC-16 (CRC-CCITT) and CRC-32 (IEEE ${ }^{\circledR} 802.3$ ) generator
- One two-wire interface with dual address match ( $I^{2} \mathrm{C}$ and SMBus compatible)
- One serial peripheral interface (SPI)
- 16-bit Real Time Counter (RTC) with separate oscillator
- Liquid Crystal Display (LCD)
- Up to $4 \times 40$ segment driver
- Built in contrast control
- ASCII character mapping
- Flexible SWAP of segment and common terminals buses
- Two eight-channel, 12-bit, three hundred thousand SPS Analog to Digital Converters
- Four Analog Comparators with window compare function, and current source feature
- External interrupts on all general purpose I/O pins
- Programmable watchdog timer with separate on-chip ultra low power oscillator
- QTouch ${ }^{\circledR}$ library support
- Capacitive touch buttons, sliders and wheels
- Special microcontroller features
- Power-on reset and programmable brown-out detection
- Internal and external clock options with PLL
- Programmable multilevel interrupt controller
- Five sleep modes
- Programming and debug interfaces
- JTAG (IEEE 1149.1 Compliant) interface, including boundary scan
- PDI (Program and Debug Interface)
- I/O and packages
- 53 Programmable I/O pins
- 100-lead TQFP, 100-ball VFBGA
- Operating voltage
- 1.6 - 3.6 V
- Operating frequency
- $0-12 \mathrm{MHz}$ from 1.6 V
- $0-32 \mathrm{MHz}$ from 2.7 V


## 1. Ordering Information

| Ordering Code | Flash <br> [Bytes] | EEPROM <br> [Bytes] | SRAM <br> [Bytes] | Speed <br> [MHz] | Power <br> supply | Package ${ }^{(1)(2)(3)}$ | Temp. |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Notes: 1. This device can also be supplied in wafer form. Contact your local Atmel sales office for detailed ordering information.
2. Pb-free packaging, complies to the European Directive for Restriction of Hazardous Substances (RoHS directive). Also Halide free and fully Green.
3. For packaging information, see "Errata" on page 136.
4. Tape and Reel.

## Package Type

| 100A | 100 -lead, $14 \times 14 \mathrm{~mm}$ body size, 1.0 mm body thickness, 0.5 mm lead pitch, thin profile plastic quad flat package (TQFP) |
| :--- | :--- |
| 7A1 | 100 -ball ( $10 \times 10$ array), $7 \times 7 \times 1.0 \mathrm{~mm}$ body, ball pitch 0.65 mm , very thin fine-pitch ball grid array (VFBGA) |

## Typical Applications

| Industrial control | Climate control |
| :--- | :--- |
| Factory automation | RF and ZigBee ${ }^{\circledR}$ |

## 2. Pinout/Block Diagram

Figure 2-1. Block Diagram and Pinout


Note: 1. For full details on pinout and alternate pin functions refer to "Pinout and Pin Functions" on page 54.

Figure 2-2. VFBGA Pinout

Top view


Bottom view

| 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | 0000000000 0000000000 0000000000 0000000000 0000000000 0000000000 0000000000 0000000000 0000000000 0000000000

Table 2-1. VFBGA Pinout

|  | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A | PCO | VCC | PB6 | PB2 | AVCC | PA5 | PA1 | PR1 | COM2 | CAPH |
| B | PC3 | GND | PB7 | PB4 | AGND | PA4 | PAO | PRO | COM1 | CAPL |
| C | PC5 | PC4 | PC1 | PB5 | PA7 | PA3 | COM3 | COMO | BIAS2 | BIAS1 |
| D | VCC | GND | PDO | PC2 | PB0 | PA6 | SEG0 | VLCD | GND | VCC |
| E | PD2 | $\begin{gathered} \text { PDI/ } \\ \text { RESET } \end{gathered}$ | PD1 | PC6 | PB1 | PA2 | SEG1 | SEG4 | SEG3 | SEG2 |
| F | VCC | GND | PDI | PC7 | PB3 | $\begin{aligned} & \text { PM2/ } \\ & \text { SEG29 } \end{aligned}$ | SEG10 | SEG7 | SEG6 | SEG5 |
| G | PE2 | PE1 | PE3 | PE0 | PE4 | SEG23 | SEG15 | SEG13 | SEG9 | SEG8 |
| H | PE5 | PE6 | $\begin{aligned} & \text { PG1/ } \\ & \text { SEG38 } \end{aligned}$ | $\begin{aligned} & \text { PG4/ } \\ & \text { SEG35 } \end{aligned}$ | $\begin{aligned} & \text { PG71 } \\ & \text { SEG32 } \end{aligned}$ | $\begin{aligned} & \text { PM5/ } \\ & \text { SEG26 } \end{aligned}$ | SEG21 | SEG18 | SEG12 | SEG11 |
| J | PE7 | $\begin{aligned} & \text { PG0/ } \\ & \text { SEG39 } \end{aligned}$ | $\begin{aligned} & \text { PG3/ } \\ & \text { SEG36 } \end{aligned}$ | $\begin{aligned} & \text { PG6/ } \\ & \text { SEG33 } \end{aligned}$ | $\begin{aligned} & \text { PM1/ } \\ & \text { SEG30 } \end{aligned}$ | $\begin{aligned} & \text { PM4/ } \\ & \text { SEG27 } \end{aligned}$ | $\begin{aligned} & \text { PM7I } \\ & \text { SEG24 } \end{aligned}$ | SEG20 | SEG16 | SEG14 |
| K | GND | VCC | $\begin{aligned} & \text { PG2/ } \\ & \text { SEG37 } \end{aligned}$ | $\begin{aligned} & \text { PG5/ } \\ & \text { SEG34 } \end{aligned}$ | $\begin{aligned} & \text { PMO/ } \\ & \text { SEG31 } \end{aligned}$ | $\begin{aligned} & \text { PM3/ } \\ & \text { SEG28 } \end{aligned}$ | $\begin{aligned} & \text { PM6/ } \\ & \text { SEG25 } \end{aligned}$ | SEG22 | SEG19 | SEG17 |

## 3. Overview

The Atmel ${ }^{\circledR} A V R^{\circledR} \mathrm{XMEGA}^{\circledR}$ is a family of low power, high performance, and peripheral rich $8 / 16$-bit microcontrollers based on the AVR enhanced RISC architecture. By executing instructions in a single clock cycle, the Atmel AVR XMEGA devices achieve CPU throughput approaching one million instructions per second (MIPS) per megahertz, allowing the system designer to optimize power consumption versus processing speed.
The AVR CPU combines a rich instruction set with 32 general purpose working registers. All 32 registers are directly connected to the arithmetic logic unit (ALU), allowing two independent registers to be accessed in a single instruction, executed in one clock cycle. The resulting architecture is more code efficient while achieving throughputs many times faster than conventional single-accumulator or CISC based microcontrollers.

The Atmel AVR XMEGA B1 devices provide the following features: in-system programmable flash with read-while-write capabilities; internal EEPROM and SRAM; two-channel DMA controller, four-channel event system and programmable multilevel interrupt controller, 53 general purpose I/O lines, real-time counter (RTC); Liquid Crystal Display supporting up to $4 \times 40$ segment driver, ASCII character mapping and built-in contrast control (LCD); three flexible, 16-bit timer/counters with compare and PWM channels; two USARTs; one two-wire serial interface (TWI); one full speed USB 2.0 interface; one serial peripheral interface (SPI); AES and DES cryptographic engine; two 8-channel, 12-bit ADCs with programmable gain; four analog comparators (ACs) with window mode; programmable watchdog timer with separate internal oscillator; accurate internal oscillators with PLL and prescaler; and programmable brown-out detection.

The program and debug interface (PDI), a fast, two-pin interface for programming and debugging, is available. The devices also have an IEEE std. 1149.1 compliant JTAG interface, and this can also be used for on-chip debug and programming.
The ATx devices have five software selectable power saving modes. The idle mode stops the CPU while allowing the SRAM, DMA controller, event system, interrupt controller, and all peripherals to continue functioning. The power-down mode saves the SRAM and register contents, but stops the oscillators, disabling all other functions until the next TWI, USB resume, or pin-change interrupt, or reset. In power-save mode, the asynchronous real-time counter continues to run, allowing the application to maintain a timer base while the rest of the device is sleeping. In power-save mode, the LCD controller is allowed to refresh data to the panel. In standby mode, the external crystal oscillator keeps running while the rest of the device is sleeping. This allows very fast startup from the external crystal, combined with low power consumption. In extended standby mode, both the main oscillator and the asynchronous timer continue to run, and the LCD controller is allowed to refresh data to the panel. To further reduce power consumption, the peripheral clock to each individual peripheral can optionally be stopped in active mode and idle sleep mode.

Atmel offers a free QTouch ${ }^{\circledR}$ library for embedding capacitive touch buttons, sliders and wheels functionality into AVR microcontrollers.

The devices are manufactured using Atmel high-density, nonvolatile memory technology. The program flash memory can be reprogrammed in-system through the PDI or JTAG interfaces. A boot loader running in the device can use any interface to download the application program to the flash memory. The boot loader software in the boot flash section will continue to run while the application flash section is updated, providing true read-while-write operation. By combining an 8/16-bit RISC CPU with in-system, self-programmable flash, the Atmel XMEGA B1 is a powerful microcontroller family that provides a highly flexible and cost effective solution for many embedded applications.
The atmel AVR ATx devices are supported with a full suite of program and system development tools, including C compilers, macro assemblers, program debugger/simulators, programmers, and evaluation kits.

### 3.1 Block Diagram

Figure 3-1. XMEGA B1 Block Diagram


## 4. Resources

A comprehensive set of development tools, application notes and datasheets are available for download on http://www.atmel.com/avr.

### 4.1 Recommended Reading

- XMEGA B Manual
- XMEGA Application Notes

This device data sheet only contains part specific information with a short description of each peripheral and module. The XMEGA B Manual describes the modules and peripherals in depth. The XMEGA application notes contain example code and show applied use of the modules and peripherals.

All documentations are available from www.atmel.com/avr.

## 5. Capacitive Touch Sensing

The Atmel QTouch ${ }^{\circledR}$ library provides a simple to use solution to realize touch sensitive interfaces on most Atmel AVR microcontrollers. The patented charge-transfer signal acquisition offers robust sensing and includes fully debounced reporting of touch keys and includes Adjacent Key Suppression ${ }^{\circledR}\left(\right.$ AKS $\left.^{\circledR}\right)$ technology for unambiguous detection of key events. The QTouch library includes support for the QTouch and QMatrix acquisition methods.
Touch sensing can be added to any application by linking the appropriate Atmel QTouch library for the AVR Microcontroller. This is done by using a simple set of APIs to define the touch channels and sensors, and then calling the touch sensing API's to retrieve the channel information and determine the touch sensor states.
The QTouch library is FREE and downloadable from the Atmel website at the following location:
www.atmel.com/qtouchlibrary. For implementation details and other information, refer to the Atmel QTouch Library User Guide - also available for download from the Atmel website.

## 6. AVR CPU

### 6.1 Features

- 8/16-bit, high-performance Atmel AVR RISC CPU
- 142 instructions
- Hardware multiplier
- $32 \times 8$-bit registers directly connected to the ALU
- Stack in RAM
- Stack pointer accessible in I/O memory space
- Direct addressing of up to 16 MB of program memory and 16 MB of data memory
- True $16 / 24$-bit access to $16 / 24$-bit I/O registers
- Efficient support for 8-, 16-, and 32-bit arithmetic
- Configuration change protection of system-critical features


### 6.2 Overview

All Atmel AVR XMEGA devices use the 8/16-bit AVR CPU. The main function of the CPU is to execute the code and perform all calculations. The CPU is able to access memories, perform calculations, control peripherals, and execute the program in the flash memory. Interrupt handling is described in a separate section, refer to "Interrupts and Programmable Multilevel Interrupt Controller" on page 28.

### 6.3 Architectural Overview

In order to maximize performance and parallelism, the AVR CPU uses a Harvard architecture with separate memories and buses for program and data. Instructions in the program memory are executed with single-level pipe lining. While one instruction is being executed, the next instruction is pre-fetched from the program memory. This enables instructions to be executed on every clock cycle. For details of all AVR instructions, refer to http://www.atmel.com/avr.

Figure 6-1. Block Diagram of the AVR CPU Architecture


The Arithmetic Logic Unit (ALU) supports arithmetic and logic operations between registers or between a constant and a register. Single-register operations can also be executed in the ALU. After an arithmetic operation, the status register is updated to reflect information about the result of the operation.
The ALU is directly connected to the fast-access register file. The $32 \times 8$-bit general purpose working registers all have single clock cycle access time allowing single-cycle arithmetic logic unit (ALU) operation between registers or between a register and an immediate. Six of the 32 registers can be used as three 16-bit address pointers for program and data space addressing, enabling efficient address calculations.

The memory spaces are linear. The data memory space and the program memory space are two different memory spaces.

The data memory space is divided into I/O registers and SRAM. In addition, the EEPROM can be memory mapped in the data memory.
All I/O status and control registers reside in the lowest 4 KB addresses of the data memory. This is referred to as the I/O memory space. The lowest 64 addresses can be accessed directly, or as the data space locations from $0 \times 00$ to $0 \times 3 \mathrm{~F}$. The rest is the extended I/O memory space, ranging from 0x0040 to 0x0FFF. I/O registers here must be accessed as data space locations using load (LD/LDS/LDD) and store (ST/STS/STD) instructions.

The SRAM holds data. Code execution from SRAM is not supported. It can easily be accessed through the five different addressing modes supported in the AVR architecture. The first SRAM address is $0 \times 2000$.

Data addresses $0 \times 1000$ to $0 \times 1$ FFF are reserved for memory mapping of EEPROM.
The program memory is divided in two sections, the application program section and the boot program section. Both sections have dedicated lock bits for write and read/write protection. The SPM instruction that is used for selfprogramming of the application flash memory must reside in the boot program section. The application section contains an application table section with separate lock bits for write and read/write protection. The application table section can be used for save storing of nonvolatile data in the program memory.

### 6.4 ALU - Arithmetic Logic Unit

The arithmetic logic unit (ALU) supports arithmetic and logic operations between registers or between a constant and a register. Single-register operations can also be executed. The ALU operates in direct connection with all 32 general purpose registers. In a single clock cycle, arithmetic operations between general purpose registers or between a register and an immediate are executed and the result is stored in the register file. After an arithmetic or logic operation, the status register is updated to reflect information about the result of the operation.
ALU operations are divided into three main categories - arithmetic, logical, and bit functions. Both 8-and 16-bit arithmetic are supported, and the instruction set allows for efficient implementation of 32-bit arithmetic. The hardware multiplier supports signed and unsigned multiplication and fractional format.

### 6.4.1 Hardware Multiplier

The multiplier is capable of multiplying two 8-bit numbers into a 16-bit result. The hardware multiplier supports different variations of signed and unsigned integer and fractional numbers:

- Multiplication of unsigned integers
- Multiplication of signed integers
- Multiplication of a signed integer with an unsigned integer
- Multiplication of unsigned fractional numbers
- Multiplication of signed fractional numbers
- Multiplication of a signed fractional number with an unsigned one

A multiplication takes two CPU clock cycles.

### 6.5 Program Flow

After reset, the CPU starts to execute instructions from the lowest address in the flash program memory ' 0 .' The program counter (PC) addresses the next instruction to be fetched.
Program flow is provided by conditional and unconditional jump and call instructions capable of addressing the whole address space directly. Most AVR instructions use a 16-bit word format, while a limited number use a 32-bit format.

During interrupts and subroutine calls, the return address PC is stored on the stack. The stack is allocated in the general data SRAM, and consequently the stack size is only limited by the total SRAM size and the usage of the SRAM. After reset, the stack pointer (SP) points to the highest address in the internal SRAM. The SP is read/write accessible in the I/O memory space, enabling easy implementation of multiple stacks or stack areas. The data SRAM can easily be accessed through the five different addressing modes supported in the AVR CPU.

### 6.6 Status Register

The status register (SREG) contains information about the result of the most recently executed arithmetic or logic instruction. This information can be used for altering program flow in order to perform conditional operations. Note that the status register is updated after all ALU operations, as specified in the instruction set reference. This will in many cases remove the need for using the dedicated compare instructions, resulting in faster and more compact code.
The status register is not automatically stored when entering an interrupt routine nor restored when returning from an interrupt. This must be handled by software.

The status register is accessible in the I/O memory space.

### 6.7 Stack and Stack Pointer

The stack is used for storing return addresses after interrupts and subroutine calls. It can also be used for storing temporary data. The stack pointer (SP) register always points to the top of the stack. It is implemented as two 8-bit registers that are accessible in the I/O memory space. Data are pushed and popped from the stack using the PUSH and POP instructions. The stack grows from a higher memory location to a lower memory location. This implies that pushing data onto the stack decreases the SP, and popping data off the stack increases the SP. The SP is automatically loaded after reset, and the initial value is the highest address of the internal SRAM. If the SP is changed, it must be set to point above address $0 \times 2000$, and it must be defined before any subroutine calls are executed or before interrupts are enabled.
During interrupts or subroutine calls, the return address is automatically pushed on the stack. The return address can be two or three bytes, depending on program memory size of the device. For devices with 128 KB or less of program memory, the return address is two bytes, and hence the stack pointer is decremented/incremented by two. For devices with more than 128 KB of program memory, the return address is three bytes, and hence the SP is decremented/ incremented by three. The return address is popped off the stack when returning from interrupts using the RETI instruction, and from subroutine calls using the RET instruction.

The SP is decremented by one when data are pushed on the stack with the PUSH instruction, and incremented by one when data is popped off the stack using the POP instruction.

To prevent corruption when updating the stack pointer from software, a write to SPL will automatically disable interrupts for up to four instructions or until the next I/O memory write.

### 6.8 Register File

The register file consists of $32 \times 8$-bit general purpose working registers with single clock cycle access time. The register file supports the following input/output schemes:

- One 8-bit output operand and one 8-bit result input
- Two 8-bit output operands and one 8-bit result input
- Two 8-bit output operands and one 16-bit result input
- One 16 -bit output operand and one 16 -bit result input

Six of the 32 registers can be used as three 16-bit address register pointers for data space addressing, enabling efficient address calculations. One of these address pointers can also be used as an address pointer for lookup tables in flash program memory.

## 7. Memories

### 7.1 Features

- Flash program memory
- One linear address space
- In-system programmable
- Self-programming and boot loader support
- Application section for application code
- Application table section for application code or data storage
- Boot section for application code or bootloader code
- Separate read/write protection lock bits for all sections
- Built in fast CRC check of a selectable flash program memory section
- Data memory
- One linear address space
- Single-cycle access from CPU
- SRAM
- EEPROM
- Byte and page accessible
- Optional memory mapping for direct load and store
- I/O memory
- Configuration and status registers for all peripherals and modules
- Four bit-accessible general purpose registers for global variables or flags
- Bus arbitration
- Safe and deterministic handling of priority between CPU, DMA controller, and other bus masters
- Separate buses for SRAM, EEPROM and I/O memory
- Simultaneous bus access for CPU and DMA controller
- Production signature row memory for factory programmed data
- ID for each microcontroller device type
- Serial number for each device
- Calibration bytes for factory calibrated peripherals
- User signature row
- One flash page in size
- Can be read and written from software
- Content is kept after chip erase


### 7.2 Overview

The Atmel AVR architecture has two main memory spaces; the program memory and the data memory. Executable code can reside only in the program memory, while data can be stored in the program memory and the data memory. The data memory includes the internal SRAM, and EEPROM for nonvolatile data storage. All memory spaces are linear and require no memory bank switching. Nonvolatile memory (NVM) spaces can be locked for further write and read/write operations. This prevents unrestricted access to the application software.
A separate memory section contains the fuse bytes. These are used for configuring important system functions, and can only be written by an external programmer.
The available memory size configurations are shown in "Ordering Information" on page 2. In addition, each device has a Flash memory signature row for calibration data, device identification, serial number etc.

### 7.3 Flash Program Memory

The Atmel AVR XMEGA devices contain on-chip, in-system re-programmable flash memory for program storage. The flash memory can be accessed for read and write from an external programmer through the PDI or from application software running in the device.
All AVR CPU instructions are 16- or 32 -bits wide, and each flash location is 16 bits wide. The flash memory is organized in two main sections, the application section and the boot loader section. The sizes of the different sections are fixed, but device-dependent. These two sections have separate lock bits, and can have different levels of protection. The store program memory (SPM) instruction, which is used to write to the flash from the application software, will only operate when executed from the boot loader section.

The application section contains an application table section with separate lock settings. This enables safe storage of nonvolatile data in the program memory.

Figure 7-1. Flash Program Memory (hexadecimal address)


### 7.3.1 Application Section

The application section is the section of the flash that is used for storing the executable application code. The protection level for the application section can be selected by the boot lock bits for this section. The application section can not store any boot loader code since the SPM instruction cannot be executed from the application section.

### 7.3.2 Application Table Section

The application table section is a part of the application section of the flash memory that can be used for storing data. The size is identical to the boot loader section. The protection level for the application table section can be selected by the boot lock bits for this section. The possibilities for different protection levels on the application section and the application table section enable safe parameter storage in the program memory. If this section is not used for data, application code can reside here.

### 7.3.3 Boot Loader Section

While the application section is used for storing the application code, the boot loader software must be located in the boot loader section because the SPM instruction can only initiate programming when executing from this section. The SPM instruction can access the entire flash, including the boot loader section itself. The protection level for the boot loader section can be selected by the boot loader lock bits. If this section is not used for boot loader software, application code can be stored here.

### 7.3.4 Production Signature Row

The production signature row is a separate memory section for factory programmed data. It contains calibration data for functions such as oscillators and analog modules. Some of the calibration values will be automatically loaded to the corresponding module or peripheral unit during reset. Other values must be loaded from the signature row and written to the corresponding peripheral registers from software. For details on calibration conditions, refer to "Electrical
Characteristics" on page 69.
The production signature row also contains an ID that identifies each microcontroller device type and a serial number for each manufactured device. The serial number consists of the production lot number, wafer number, and wafer coordinates for the device. The device ID for the available devices is shown in Table 7-1 on page 14.
The production signature row cannot be written or erased, but it can be read from application software and external programmers.

Table 7-1. Device ID Bytes for XMEGA B1 Devices

| Device |  | Device ID bytes |  |
| :---: | :---: | :---: | :---: |
|  | Byte 2 | Byte 1 | Byte 0 |
| ATxmega64B1 | 52 | 96 | 1 E |
| ATxmega128B1 | 4 D | 97 | 1 E |

### 7.3.5 User Signature Row

The user signature row is a separate memory section that is fully accessible (read and write) from application software and external programmers. It is one flash page in size, and is meant for static user parameter storage, such as calibration data, custom serial number, identification numbers, random number seeds, etc. This section is not erased by chip erase commands that erase the flash, and requires a dedicated erase command. This ensures parameter storage during multiple program/erase operations and on-chip debug sessions.

### 7.4 Fuses and Lock bits

The fuses are used to configure important system functions, and can only be written from an external programmer. The application software can read the fuses. The fuses are used to configure reset sources such as brownout detector and watchdog, startup configuration, JTAG enable, and JTAG user ID.

The lock bits are used to set protection levels for the different flash sections (i.e., if read and/or write access should be blocked). Lock bits can be written by external programmers and application software, but only to stricter protection levels. Chip erase is the only way to erase the lock bits. To ensure that flash contents are protected even during chip erase, the lock bits are erased after the rest of the flash memory has been erased.
An unprogrammed fuse or lock bit will have the value one, while a programmed fuse or lock bit will have the value zero.
Both fuses and lock bits are re-programmable like the flash program memory.

### 7.5 Data Memory

The data memory contains the I/O memory, internal SRAM and optionally memory mapped EEPROM. The data memory is organized as one continuous memory section, see Figure 7-2 on page 15. To simplify development, I/O Memory, EEPROM, and SRAM will always have the same start addresses for all XMEGA devices.

Figure 7-2. Data Memory Map (hexadecimal address)


### 7.6 EEPROM

Atmel AVR XMEGA B1 devices have EEPROM for nonvolatile data storage. It is either addressable in a separate data space (default) or memory mapped and accessed in normal data space. The EEPROM supports both byte and page access. Memory mapped EEPROM allows highly efficient EEPROM reading and EEPROM buffer loading. When doing this, EEPROM is accessible using load and store instructions. Memory mapped EEPROM will always start at hexadecimal address $0 \times 1000$.

### 7.7 I/O Memory

The status and configuration registers for peripherals and modules, including the CPU, are addressable through I/O memory locations. All I/O locations can be accessed by the load (LD/LDS/LDD) and store (ST/STS/STD) instructions, which are used to transfer data between the 32 registers in the register file and the I/O memory. The IN and OUT instructions can address I/O memory locations in the range of $0 \times 00$ to $0 \times 3 \mathrm{~F}$ directly. In the address range $0 \times 00-0 \times 1 \mathrm{~F}$, single-cycle instructions for manipulation and checking of individual bits are available.
The I/O memory address for all peripherals and modules in XMEGA B1 is shown in the "Peripheral Module Address Map" on page 60.

### 7.7.1 General Purpose I/O Registers

The lowest four I/O memory addresses are reserved as general purpose I/O registers. These registers can be used for storing global variables and flags, as they are directly bit-accessible using the SBI, CBI, SBIS, and SBIC instructions.

### 7.8 Data Memory and Bus Arbitration

Since the data memory is organized as four separate sets of memories, the different bus masters (CPU, DMA controller read, and DMA controller write, etc.) can access different memory sections at the same time.

### 7.9 Memory Timing

Read and write access to the I/O memory takes one CPU clock cycle. A write to SRAM takes one cycle, and a read from SRAM takes two cycles. For burst read (DMA), new data are available every cycle. EEPROM page load (write) takes one cycle, and three cycles are required for read. For burst read, new data are available every second cycle. Refer to the instruction summary for more details on instructions and instruction timing.

### 7.10 Device ID and Revision

Each device has a three-byte device ID. This ID identifies Atmel as the manufacturer of the device and the device type. A separate register contains the revision number of the device.

### 7.11 JTAG Disable

It is possible to disable the JTAG interface from the application software. This will prevent all external JTAG access to the device until the next device reset or until JTAG is enabled again from the application software. As long as JTAG is disabled, the I/O pins required for JTAG can be used as normal I/O pins.

### 7.12 I/O Memory Protection

Some features in the device are regarded as critical for safety in some applications. Due to this, it is possible to lock the I/O register related to the clock system, the event system, and the advanced waveform extensions. As long as the lock is enabled, all related I/O registers are locked and they can not be written from the application software. The lock registers themselves are protected by the configuration change protection mechanism.

### 7.13 Flash and EEPROM Page Size

The flash program memory and EEPROM data memory are organized in pages. The pages are word accessible for the flash and byte accessible for the EEPROM.

Table 7-2 on page 16 shows the Flash Program Memory organization. Flash write and erase operations are performed on one page at a time, while reading the Flash is done one byte at a time. For Flash access the Z-pointer (Z[m:n]) is used for addressing. The most significant bits in the address (FPAGE) give the page number and the least significant address bits (FWORD) give the word in the page.

Table 7-2. Number of Words and Pages in the Flash

| Devices | PC size | Flash | Page size | FWORD | FPAGE | Application |  | Boot |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | bits | bytes | words |  |  | Size | No. of <br> pages | Size | No. of <br> pages |
| ATxmega64B1 | 16 | $64 \mathrm{~K}+4 \mathrm{~K}$ | 128 | $\mathrm{Z}[7: 1]$ | $\mathrm{Z}[16: 8]$ | 64 K | 256 | 4 K | 16 |
| ATxmega128B1 | 17 | $128 \mathrm{~K}+8 \mathrm{~K}$ | 128 | $\mathrm{Z}[8: 1]$ | $\mathrm{Z}[17: 9]$ | 128 K | 512 | 8 K | 32 |

Table 7-3 on page 16 shows EEPROM memory organization for the XMEGA B1 devices. EEEPROM write and erase operations can be performed one page or one byte at a time, while reading the EEPROM is done one byte at a time. For EEPROM access the NVM address register (ADDR[m:n]) is used for addressing. The most significant bits in the address (E2PAGE) give the page number and the least significant address bits (E2BYTE) give the byte in the page.

Table 7-3. Number of Bytes and Pages in the EEPROM

| Devices | EEPROM | Page size | E2BYTE | E2PAGE | No. of pages |
| :--- | :---: | :---: | :---: | :---: | :---: |
|  | Size | Bytes |  |  |  |
| ATxmega64B1 | 2 K | 32 |  |  | 64 |
| ATxmega128B1 | 2 K | 32 | ADDR[4:0] | ADDR[10:5] | 64 |

## 8. DMAC - Direct Memory Access Controller

### 8.1 Features

- Allows high speed data transfers with minimal CPU intervention
- from data memory to data memory
- from data memory to peripheral
- from peripheral to data memory
- from peripheral to peripheral
- Two DMA channels with separate
- transfer triggers
- interrupt vectors
- addressing modes
- Programmable channel priority
- From 1 byte to 16 MB of data in a single transaction
- Up to 64 KB block transfers with repeat
- $1,2,4$, or 8 byte burst transfers
- Multiple addressing modes
- Static
- Incremental
- Decremental
- Optional reload of source and destination addresses at the end of each
- Burst
- Block
- Transaction
- Optional interrupt on end of transaction
- Optional connection to CRC generator for CRC on DMA data


### 8.2 Overview

The two-channel direct memory access (DMA) controller can transfer data between memories and peripherals, and thus off-load these tasks from the CPU. It enables high data transfer rates with minimum CPU intervention, and frees up CPU time. The four DMA channels enable up to four independent and parallel transfers.
The DMA controller can move data between SRAM and peripherals, between SRAM locations and directly between peripheral registers. With access to all peripherals, the DMA controller can handle automatic transfer of data to/from communication modules. The DMA controller can also read from memory mapped EEPROM.
Data transfers are done in continuous bursts of $1,2,4$, or 8 bytes. They build block transfers of configurable size from 1 byte to 64 KB . A repeat counter can be used to repeat each block transfer for single transactions up to 16 MB . Source and destination addressing can be static, incremental or decremental. Automatic reload of source and/or destination addresses can be done after each burst or block transfer, or when a transaction is complete. Application software, peripherals, and events can trigger DMA transfers.
The two DMA channels have individual configuration and control settings. This include source, destination, transfer triggers, and transaction sizes. They have individual interrupt settings. Interrupt requests can be generated when a transaction is complete or when the DMA controller detects an error on a DMA channel.
To allow for continuous transfers, the channels can be interlinked so that the second takes over the transfer when the first is finished, and vice versa.

## 9. Event System

### 9.1 Features

- System for direct peripheral-to-peripheral communication and signaling
- Peripherals can directly send, receive, and react to peripheral events
- CPU and DMA controller independent operation
- $100 \%$ predictable signal timing
- Short and guaranteed response time
- Four event channels for up to four different and parallel signal routings and configurations
- Events can be sent and/or used by most peripherals, clock system, and software
- Additional functions include
- Quadrature decoders
- Digital filtering of I/O pin state
- Works in active mode and idle sleep mode


### 9.2 Overview

The event system enables direct peripheral-to-peripheral communication and signaling. It allows a change in one peripheral's state to automatically trigger actions in other peripherals. It is designed to provide a predictable system for short and predictable response times between peripherals. It allows for autonomous peripheral control and interaction without the use of interrupts, CPU, or DMA controller resources, and is thus a powerful tool for reducing the complexity, size and execution time of application code. It also allows for synchronized timing of actions in several peripheral modules.
A change in a peripheral's state is referred to as an event, and usually corresponds to the peripheral's interrupt conditions. Events can be directly passed to other peripherals using a dedicated routing network called the event routing network. How events are routed and used by the peripherals is configured in software.
Figure $9-1$ on page 19 shows a basic diagram of all connected peripherals. The event system can directly connect together analog and digital converters, analog comparators, I/O port pins, the real-time counter, timer/counters, IR communication module (IRCOM), and USB interface. It can also be used to trigger DMA transactions (DMA controller). Events can also be generated from software and the peripheral clock.

Figure 9-1. Event System Overview and Connected Peripherals


The event routing network consists of four software-configurable multiplexers that control how events are routed and used. These are called event channels, and allow for up to four parallel event configurations and routings. The maximum routing latency is two peripheral clock cycles. The event system works in both active mode and idle sleep mode.

## 10. System Clock and Clock Options

### 10.1 Features

- Fast start-up time
- Safe run-time clock switching
- Internal oscillators:
- 32 MHz run-time calibrated oscillator
- 2 MHz run-time calibrated oscillator
- 32.768 kHz calibrated oscillator
- 32 kHz Ultra Low Power (ULP) oscillator with 1 kHz output
- External clock options
- $0.4 \mathrm{MHz}-16 \mathrm{MHz}$ crystal oscillator
- 32.768 kHz crystal oscillator
- External clock
- PLL with $20 \mathrm{MHz}-128 \mathrm{MHz}$ output frequency
- Internal and external clock options and $1 x$ to $31 x$ multiplication
- Lock detector
- Clock prescalers with $1 x$ to $2048 x$ division
- Fast peripheral clocks running at two and four times the CPU clock
- Automatic run-time calibration of internal oscillators
- External oscillator and PLL lock failure detection with optional non-maskable interrupt


### 10.2 Overview

Atmel AVR XMEGA devices have a flexible clock system supporting a large number of clock sources. It incorporates both accurate internal oscillators and external crystal oscillator and resonator support. A high-frequency phase locked loop (PLL) and clock prescalers can be used to generate a wide range of clock frequencies. A calibration feature (DFLL) is available, and can be used for automatic run-time calibration of the internal oscillators to remove frequency drift over voltage and temperature. An oscillator failure monitor can be enabled to issue a non-maskable interrupt and switch to the internal oscillator if the external oscillator or PLL fails.

When a reset occurs, all clock sources except the 32 kHz ultra low power oscillator are disabled. After reset, the device will always start up running from the 2 MHz internal oscillator. During normal operation, the system clock source and prescalers can be changed from software at any time.
Figure 10-1 on page 21 presents the principal clock system in the XMEGA B1 family of devices. Not all of the clocks need to be active at a given time. The clocks for the CPU and peripherals can be stopped using sleep modes and power reduction registers, as described in "Power Management and Sleep Modes" on page 23.

Figure 10-1. The Clock System, Clock Sources, and Clock Distribution


### 10.3 Clock Sources

The clock sources are divided in two main groups: internal oscillators and external clock sources. Most of the clock sources can be directly enabled and disabled from software, while others are automatically enabled or disabled, depending on peripheral settings. After reset, the device starts up running from the 2 MHz internal oscillator. The other clock sources, DFLLs, and PLL, are turned off by default.
The internal oscillators do not require any external components to run. For details on characteristics and accuracy of the internal oscillators, refer to the device datasheet.

### 10.3.1 32kHz Ultra Low Power Internal Oscillator

This oscillator provides an approximate 32 kHz clock. The 32 kHz ultra low power (ULP) internal oscillator is a very low power clock source, and it is not designed for high accuracy. The oscillator employs a built-in prescaler that provides a 1 kHz output. The oscillator is automatically enabled/disabled when it is used as clock source for any part of the device. This oscillator can be selected as the clock source for the RTC and for LCD.

### 10.3.2 32.768 kHz Calibrated Internal Oscillator

This oscillator provides an approximate 32.768 kHz clock. It is calibrated during production to provide a default frequency close to its nominal frequency. The calibration register can also be written from software for run-time calibration of the oscillator frequency. The oscillator employs a built-in prescaler, which provides both a 32.768 kHz output and a 1.024 kHz output. This oscillator can be used as a clock source for the system clock, RTC and LCD, and as the DFLL reference clock.

### 10.3.3 32.768kHz Crystal Oscillator

A 32.768 kHz crystal oscillator can be connected between the TOSC1 and TOSC2 pins and enables a dedicated low frequency oscillator input circuit. A low power mode with reduced voltage swing on TOSC2 is available. This oscillator can be used as a clock source for the system clock, RTC and LCD, and as the DFLL reference clock.

### 10.3.4 0.4-16MHz Crystal Oscillator

This oscillator can operate in four different modes optimized for different frequency ranges, all within $0.4 \mathrm{MHz}-16 \mathrm{MHz}$.

### 10.3.5 2MHz Run-time Calibrated Internal Oscillator

The 2 MHz run-time calibrated internal oscillator is the default system clock source after reset. It is calibrated during production to provide a default frequency close to its nominal frequency. A DFLL can be enabled for automatic run-time calibration of the oscillator to compensate for temperature and voltage drift and optimize the oscillator accuracy.

### 10.3.6 32MHz Run-time Calibrated Internal Oscillator

The 32 MHz run-time calibrated internal oscillator is a high-frequency oscillator. It is calibrated during production to provide a default frequency close to its nominal frequency. A digital frequency looked loop (DFLL) can be enabled for automatic run-time calibration of the oscillator to compensate for temperature and voltage drift and optimize the oscillator accuracy. This oscillator can also be adjusted and calibrated to any frequency between 30 MHz and 55 MHz . The production signature row contains 48 MHz calibration values intended used when the oscillator is used a full-speed USB clock source.

### 10.3.7 External Clock Sources

The XTAL1 and XTAL2 pins can be used to drive an external oscillator, either a quartz crystal or a ceramic resonator. XTAL1 or each pin of port C can be used as input for an external clock signal. The TOSC1 and TOSC2 pins is dedicated to driving a 32.768 kHz crystal oscillator.

### 10.3.8 PLL with 1x-31x Multiplication Factor

The built-in phase locked loop (PLL) can be used to generate a high-frequency system clock. The PLL has a userselectable multiplication factor of from 1 to 31 . In combination with the prescalers, this gives a wide range of output frequencies from all clock sources.

## 11. Power Management and Sleep Modes

### 11.1 Features

- Power management for adjusting power consumption and functions
- Five sleep modes
- Idle
- Power down
- Power save
- Standby
- Extended standby
- Power reduction register to disable clock and turn off unused peripherals in active and idle modes


### 11.2 Overview

Various sleep modes and clock gating are provided in order to tailor power consumption to application requirements. This enables the Atmel AVR XMEGA Microcontroller to stop unused modules to save power.
All sleep modes are available and can be entered from active mode. In active mode, the CPU is executing application code. When the device enters sleep mode, program execution is stopped and interrupts or a reset is used to wake the device again. The application code decides which sleep mode to enter and when. Interrupts from enabled peripherals and all enabled reset sources can restore the microcontroller from sleep to active mode.
In addition, power reduction registers provide a method to stop the clock to individual peripherals from software. When this is done, the current state of the peripheral is frozen, and there is no power consumption from that peripheral. This reduces the power consumption in active mode and idle sleep modes and enables much more fine-tuned power management than sleep modes alone.

### 11.3 Sleep Modes

Sleep modes are used to shut down modules and clock domains in the microcontroller in order to save power. XMEGA microcontrollers have five different sleep modes tuned to match the typical functional stages during application execution. A dedicated sleep instruction (SLEEP) is available to enter sleep mode. Interrupts are used to wake the device from sleep, and the available interrupt wake-up sources are dependent on the configured sleep mode. When an enabled interrupt occurs, the device will wake up and execute the interrupt service routine before continuing normal program execution from the first instruction after the SLEEP instruction. If other, higher priority interrupts are pending when the wake-up occurs, their interrupt service routines will be executed according to their priority before the interrupt service routine for the wake-up interrupt is executed. After wake-up, the CPU is halted for four cycles before execution starts.
The content of the register file, SRAM and registers are kept during sleep. If a reset occurs during sleep, the device will reset, start up, and execute from the reset vector.

### 11.3.1 Idle Mode

In idle mode the CPU and nonvolatile memory are stopped (note that any ongoing programming will be completed), but all peripherals, including the interrupt controller, event system and DMA controller are kept running. Any enabled interrupt will wake the device.

### 11.3.2 Power-down Mode

In power-down mode, all clocks, including the real-time counter clock source, are stopped. This allows operation only of asynchronous modules that do not require a running clock. The only interrupts that can wake up the MCU are the twowire interface address match interrupt, asynchronous port interrupts, and the USB resume interrupt.

### 11.3.3 Power-save Mode

Power-save mode is identical to power down, with two exceptions:

1. If the real-time counter (RTC) is enabled, it will keep running during sleep, and the device can also wake up from either an RTC overflow or compare match interrupt.
2. If the liquid crystal display controller (LCD) is enabled, it will keep running during sleep, and the device can wake up from LCD frame completed interrupt.

### 11.3.4 Standby Mode

Standby mode is identical to power down, with the exception that the enabled system clock sources are kept running while the CPU, peripheral, RTC, and LCD clocks are stopped. This reduces the wake-up time.

### 11.3.5 Extended Standby Mode

Extended standby mode is identical to power-save mode, with the exception that the enabled system clock sources are kept running while the CPU and peripheral clocks are stopped. This reduces the wake-up time.

## 12. System Control and Reset

### 12.1 Features

- Reset the microcontroller and set it to initial state when a reset source goes active
- Multiple reset sources that cover different situations
- Power-on reset
- External reset
- Watchdog reset
- Brownout reset
- PDI reset
- Software reset
- Asynchronous operation
- No running system clock in the device is required for reset
- Reset status register for reading the reset source from the application code


### 12.2 Overview

The reset system issues a microcontroller reset and sets the device to its initial state. This is for situations where operation should not start or continue, such as when the microcontroller operates below its power supply rating. If a reset source goes active, the device enters and is kept in reset until all reset sources have released their reset. The I/O pins are immediately tri-stated. The program counter is set to the reset vector location, and all I/O registers are set to their initial values. The SRAM content is kept. However, if the device accesses the SRAM when a reset occurs, the content of the accessed location can not be guaranteed.
After reset is released from all reset sources, the default oscillator is started and calibrated before the device starts running from the reset vector address. By default, this is the lowest program memory address, 0 , but it is possible to move the reset vector to the lowest address in the boot section.
The reset functionality is asynchronous, and so no running system clock is required to reset the device. The software reset feature makes it possible to issue a controlled system reset from the user software.
The reset status register has individual status flags for each reset source. It is cleared at power-on reset, and shows which sources have issued a reset since the last power-on.

### 12.3 Reset Sequence

A reset request from any reset source will immediately reset the device and keep it in reset as long as the request is active. When all reset requests are released, the device will go through three stages before the device starts running again:

- Reset counter delay
- Oscillator startup
- Oscillator calibration

If another reset requests occurs during this process, the reset sequence will start over again.

### 12.4 Reset Sources

### 12.4.1 Power-on Reset

A power-on reset (POR) is generated by an on-chip detection circuit. The POR is activated when the $V_{C c}$ rises and reaches the POR threshold voltage $\left(\mathrm{V}_{\text {РОт }}\right)$, and this will start the reset sequence.
The POR is also activated to power down the device properly when the $\mathrm{V}_{\mathrm{CC}}$ falls and drops below the $\mathrm{V}_{\mathrm{POT}}$ level. The $\mathrm{V}_{\mathrm{POT}}$ level is higher for falling $\mathrm{V}_{\mathrm{CC}}$ than for rising $\mathrm{V}_{\mathrm{Cc}}$. Consult the datasheet for POR characteristics data.

### 12.4.2 Brownout Detection

The on-chip brownout detection (BOD) circuit monitors the $\mathrm{V}_{\mathrm{CC}}$ level during operation by comparing it to a fixed, programmable level that is selected by the BODLEVEL fuses. If disabled, BOD is forced on at the lowest level during chip erase and when the PDI is enabled.

### 12.4.3 External Reset

The external reset circuit is connected to the external $\overline{\text { RESET }}$ pin. The external reset will trigger when the $\overline{\text { RESET }}$ pin is driven below the $\overline{\text { RESET }}$ pin threshold voltage, $\mathrm{V}_{\mathrm{RST}}$, for longer than the minimum pulse period, $\mathrm{t}_{\mathrm{EXT}}$. The reset will be held as long as the pin is kept low. The $\overline{\text { RESET }}$ pin includes an internal pull-up resistor.

### 12.4.4 Watchdog Reset

The watchdog timer (WDT) is a system function for monitoring correct program operation. If the WDT is not reset from the software within a programmable timeout period, a watchdog reset will be given. The watchdog reset is active for one to two clock cycles of the 2 MHz internal oscillator. For more details see "WDT - Watchdog Timer" on page 27.

### 12.4.5 Software Reset

The software reset makes it possible to issue a system reset from software by writing to the software reset bit in the reset control register. The reset will be issued within two CPU clock cycles after writing the bit. It is not possible to execute any instruction from when a software reset is requested until it is issued.

### 12.4.6 Program and Debug Interface Reset

The program and debug interface reset contains a separate reset source that is used to reset the device during external programming and debugging. This reset source is accessible only from external debuggers and programmers.

## 13. WDT - Watchdog Timer

### 13.1 Features

- Issues a device reset if the timer is not reset before its timeout period
- Asynchronous operation from dedicated oscillator
- 1 kHz output of the 32 kHz ultra low power oscillator
- 11 selectable timeout periods, from 8 ms to 8 s
- Two operation modes:
- Normal mode
- Window mode
- Configuration lock to prevent unwanted changes


### 13.2 Overview

The watchdog timer (WDT) is a system function for monitoring correct program operation. It makes it possible to recover from error situations such as runaway or deadlocked code. The WDT is a timer, configured to a predefined timeout period, and is constantly running when enabled. If the WDT is not reset within the timeout period, it will issue a microcontroller reset. The WDT is reset by executing the WDR (watchdog timer reset) instruction from the application code.
The window mode makes it possible to define a time slot or window inside the total timeout period during which WDT must be reset. If the WDT is reset outside this window, either too early or too late, a system reset will be issued. Compared to the normal mode, this can also catch situations where a code error causes constant WDR execution.
The WDT will run in active mode and all sleep modes, if enabled. It is asynchronous, runs from a CPU-independent clock source, and will continue to operate to issue a system reset even if the main clocks fail.

The configuration change protection mechanism ensures that the WDT settings cannot be changed by accident. For increased safety, a fuse for locking the WDT settings is also available.

## 14. Interrupts and Programmable Multilevel Interrupt Controller

### 14.1 Features

- Short and predictable interrupt response time
- Separate interrupt configuration and vector address for each interrupt
- Programmable multilevel interrupt controller
- Interrupt prioritizing according to level and vector address
- Three selectable interrupt levels for all interrupts: low, medium, and high
- Selectable, round-robin priority scheme within low-level interrupts
- Non-maskable interrupts for critical functions
- Interrupt vectors optionally placed in the application section or the boot loader section


### 14.2 Overview

Interrupts signal a change of state in peripherals, and this can be used to alter program execution. Peripherals can have one or more interrupts, and all are individually enabled and configured. When an interrupt is enabled and configured, it will generate an interrupt request when the interrupt condition is present. The programmable multilevel interrupt controller (PMIC) controls the handling and prioritizing of interrupt requests. When an interrupt request is acknowledged by the PMIC, the program counter is set to point to the interrupt vector, and the interrupt handler can be executed.
All peripherals can select between three different priority levels for their interrupts: low, medium, and high. Interrupts are prioritized according to their level and their interrupt vector address. Medium-level interrupts will interrupt low-level interrupt handlers. High-level interrupts will interrupt both medium- and low-level interrupt handlers. Within each level, the interrupt priority is decided from the interrupt vector address, where the lowest interrupt vector address has the highest interrupt priority. Low-level interrupts have an optional round-robin scheduling scheme to ensure that all interrupts are serviced within a certain amount of time.

Non-maskable interrupts (NMI) are also supported, and can be used for system critical functions.

### 14.3 Interrupt Vectors

The interrupt vector is the sum of the peripheral's base interrupt address and the offset address for specific interrupts in each peripheral. The base addresses for the Atmel AVR XMEGA B1 devices are shown in Table 14-1. Offset addresses for each interrupt available in the peripheral are described for each peripheral in the XMEGA B manual. For peripherals or modules that have only one interrupt, the interrupt vector is shown in Table 14-1. The program address is the word address.

Table 14-1. Reset and Interrupt Vectors

| Program address <br> (Base address) | Source | Interrupt description |
| :---: | :--- | :--- |
| $0 \times 000$ | RESET |  |
| $0 \times 002$ | OSCF_INT_vect | Crystal Oscillator Failure Interrupt vector (NMI) |
| $0 \times 004$ | PORTC_INT_base | Port C Interrupt base |
| $0 \times 008$ | PORTR_INT_base | Port R Interrupt base |
| $0 \times 00 C$ | DMA_INT_base | DMA Controller Interrupt base |
| $0 \times 014$ | RTC_INT_base | Real Time Counter Interrupt base |
| $0 \times 018$ | TWIC_INT_base | Two-Wire Interface on Port C Interrupt base |
| $0 \times 01 C$ | TCCO_INT_base | Timer/Counter 0 on port C Interrupt base |


| Program address (Base address) | Source | Interrupt description |
| :---: | :---: | :---: |
| $0 \times 028$ | TCC1_INT_base | Timer/Counter 1 on port C Interrupt base |
| 0x030 | SPIC_INT_vect | SPI on port C Interrupt vector |
| 0x032 | USARTCO_INT_base | USART 0 on port C Interrupt base |
| 0x03E | USB_INT_base | USB on port D Interrupt base |
| 0x046 | LCD_INT_base | LCD Interrupt base |
| $0 \times 048$ | AES_INT_vect | AES Interrupt vector |
| 0x04A | NVM_INT_base | Non-Volatile Memory Interrupt base |
| 0x04E | PORTB_INT_base | Port B Interrupt base |
| 0x052 | ACB_INT_base | Analog Comparator on Port B Interrupt base |
| 0x058 | ADCB_INT_base | Analog to Digital Converter on Port B Interrupt base |
| 0x060 | PORTD_INT_base | Port D Interrupt base |
| 0x064 | PORTG_INT_base | Port G Interrupt base |
| 0x068 | PORTM_INT_base | Port M Interrupt base |
| 0x06C | PORTE_INT_base | Port E Interrupt base |
| 0x074 | TCEO_INT_base | Timer/Counter 0 on port E Interrupt base |
| 0x08A | USARTE0_INT_base | USART 0 on port E Interrupt base |
| 0x096 | PORTA_INT_base | Port A Interrupt base |
| $0 \times 09 \mathrm{~A}$ | ACA_INT_base | Analog Comparator on Port A Interrupt base |
| OxOAO | ADCA_INT_base | Analog to Digital Converter on Port A Interrupt base |

## 15. I/O Ports

### 15.1 Features

- 53 general purpose input and output pins with individual configuration
- Output driver with configurable driver and pull settings:
- Totem-pole
- Wired-AND
- Wired-OR
- Bus-keeper
- Inverted I/O
- Input with synchronous and/or asynchronous sensing with interrupts and events
- Sense both edges
- Sense rising edges
- Sense falling edges
- Sense low level
- Optional pull-up and pull-down resistor on input and Wired-OR/AND configurations
- Optional slew rate control
- Asynchronous pin change sensing that can wake the device from all sleep modes
- Two port interrupts with pin masking per I/O port
- Efficient and safe access to port pins
- Hardware read-modify-write through dedicated toggle/clear/set registers
- Configuration of multiple pins in a single operation
- Mapping of port registers into bit-accessible I/O memory space
- Peripheral clocks output on port pin
- Real-time counter clock output to port pin
- Event channels can be output on port pin
- Remapping of digital peripheral pin functions
- Selectable USART, SPI, and timer/counter input/output pin locations


### 15.2 Overview

One port consists of up to eight port pins: pin 0 to 7 . Each port pin can be configured as input or output with configurable driver and pull settings. They also implement synchronous and asynchronous input sensing with interrupts and events for selectable pin change conditions. Asynchronous pin-change sensing means that a pin change can wake the device from all sleep modes, included the modes where no clocks are running.
All functions are individual and configurable per pin, but several pins can be configured in a single operation. The pins have hardware read-modify-write (RMW) functionality for safe and correct change of drive value and/or pull resistor configuration. The direction of one port pin can be changed without unintentionally changing the direction of any other pin.
The port pin configuration also controls input and output selection of other device functions. It is possible to have both the peripheral clock and the real-time clock output to a port pin, and available for external use. The same applies to events from the event system that can be used to synchronize and control external functions. Other digital peripherals, such as USART, SPI, and timer/counters, can be remapped to selectable pin locations in order to optimize pin-out versus application needs.
The notation of the ports are PORTA, PORTB, PORTC, PORTD, PORTE, PORTG, PORTM, and PORTR.

### 15.3 Output Driver

All port pins (Pn) have programmable output configuration. The port pins also have configurable slew rate limitation to reduce electromagnetic emission.

### 15.3.1 Push-pull

Figure 15-1. I/O Configuration - Totem-pole


### 15.3.2 Pull-down

Figure 15-2. I/O Configuration - Totem-pole with Pull-down (on Input)


### 15.3.3 Pull-up

Figure 15-3. I/O Configuration - Totem-pole with Pull-up (on Input)


### 15.3.4 Bus-keeper

The bus-keeper's weak output produces the same logical level as the last output level. It acts as a pull-up if the last level was ' 1 ', and pull-down if the last level was ' 0 '.

Figure 15-4. I/O Configuration - Totem-pole with Bus-keeper


### 15.3.5 Others

Figure 15-5. Output Configuration - Wired-OR with Optional Pull-down


Figure 15-6. I/O Configuration - Wired-AND with Optional Pull-up


### 15.4 Input Sensing

Input sensing is synchronous or asynchronous depending on the enabled clock for the ports, and the configuration is shown in Figure 15-7 on page 33.

Figure 15-7. Input Sensing System Overview


When a pin is configured with inverted I/O, the pin value is inverted before the input sensing.

### 15.5 Alternate Port Functions

Most port pins have alternate pin functions in addition to being a general purpose I/O pin. When an alternate function is enabled, it might override the normal port pin function or pin value. This happens when other peripherals that require pins are enabled or configured to use pins. If and how a peripheral will override and use pins is described in the section for that peripheral. "Pinout and Pin Functions" on page 54 shows which modules on peripherals that enable alternate functions on a pin, and which alternate functions that are available on a pin.

## 16. T/C - 16-bit Timer/Counter Type 0 and 1

### 16.1 Features

- Three 16-bit timer/counters
- Two timer/counters of type 0
- One timer/counters of type 1
- 32-bit Timer/Counter support by cascading two timer/counters
- Up to four compare or capture (CC) channels
- Four CC channels for timer/counters of type 0
- Two CC channels for timer/counters of type 1
- Double buffered timer period setting
- Double buffered capture or compare channels
- Waveform generation:
- Frequency generation
- Single-slope pulse width modulation
- Dual-slope pulse width modulation
- Input capture:
- Input capture with noise cancelling
- Frequency capture
- Pulse width capture
- 32-bit input capture
- Timer overflow and error interrupts/events
- One compare match or input capture interrupt/event per CC channel
- Can be used with event system for:
- Quadrature decoding
- Count and direction control
- Capture
- Can be used with DMA and to trigger DMA transactions
- High-resolution extension
- Increases frequency and waveform resolution by $4 x$ (2-bit) or $8 x$ (3-bit)
- Advanced waveform extension:
- Low- and high-side output with programmable dead-time insertion (DTI)
- Event controlled fault protection for safe disabling of drivers


### 16.2 Overview

Atmel AVR XMEGA devices have a set of three flexible 16-bit Timer/Counters (TC). Their capabilities include accurate program execution timing, frequency, and waveform generation, and input capture with time and frequency measurement of digital signals. Two timer/counters can be cascaded to create a 32-bit timer/counter with optional 32-bit capture.
A timer/counter consists of a base counter and a set of compare or capture (CC) channels. The base counter can be used to count clock cycles or events. It has direction control and period setting that can be used for timing. The CC channels can be used together with the base counter to do compare match control, frequency generation, and pulse width waveform modulation, as well as various input capture operations. A timer/counter can be configured for either capture or compare functions, but cannot perform both at the same time.
A timer/counter can be clocked and timed from the peripheral clock with optional prescaling or from the event system. The event system can also be used for direction control and capture trigger or to synchronize operations.
There are two differences between timer/counter type 0 and type 1 . Timer/counter 0 has four CC channels, and timer/counter 1 has two CC channels. All information related to CC channels 3 and 4 is valid only for timer/counter 0 .

Only Timer/Counter 0 has the split mode feature that split it into two 8-bit Timer/Counters with four compare channels each.
Some timer/counters have extensions to enable more specialized waveform and frequency generation. The advanced waveform extension (AWeX) is intended for motor control and other power control applications. It enables low- and highside output with dead-time insertion, as well as fault protection for disabling and shutting down external drivers. It can also generate a synchronized bit pattern across the port pins.

The Advanced Waveform Extension can be enabled to provide extra and more advanced features for the Timer/Counter. This are only available for Timer/Counter 0. See "TC2 -16-bit Timer/Counter Type 2" on page 36 for more details.
The high-resolution (hi-res) extension can be used to increase the waveform output resolution by four or eight times by using an internal clock source running up to four times faster than the peripheral clock. See "Hi-Res - High Resolution Extension" on page 38 for more details.

Figure 16-1. Overview of a Timer/Counter and closely Related Peripherals


PORTC has one Timer/Counter 0 and one Timer/Counter1. PORTE has one Timer/Counter 0. Notation of these are TCC0 (Time/Counter C0), TCC1, and TCE0, respectively.

## 17. TC2 -16-bit Timer/Counter Type 2

### 17.1 Features

- A system of two 8-bit timer/counters
- Low-byte timer/counter
- High-byte timer/counter
- Eight compare channels
- Four compare channels for the low-byte timer/counter
- Four compare channels for the high-byte timer/counter
- Waveform generation
- Single slope pulse width modulation
- Timer underflow interrupts/events
- One compare match interrupt/event per compare channel for the low-byte timer/counter
- Can be used with the event system for count control
- Can be used to trigger DMA transactions
- High-resolution extension increases frequency and waveform resolution by $4 x$ or $8 x$


### 17.2 Overview

A timer/counter 2 is realized when a timer/counter 0 is set in split mode. It is a system of two 8-bit timer/counters, each with four compare channels. This results in eight configurable pulse width modulation (PWM) channels with individually controlled duty cycles, and is intended for applications that require a high number of PWM channels.
The two 8-bit timer/counters in this system are referred to as the low-byte timer/counter and high-byte timer/counter, respectively. The difference between them is that only the low-byte timer/counter can be used to generate compare match interrupts, events and DMA triggers.

The two 8-bit timer/counters have a shared clock source and separate period and compare settings. They can be clocked and timed from the peripheral clock, with optional prescaling, or from the event system. The counters are always counting down.
The timer/counter 2 is set back to timer/counter 0 by setting it in normal mode; hence, one timer/counter can exist only as either type 0 or type 2.
PORTC and PORTE each has one Timer/Counter 2. Notation of these are TCC2 (Time/Counter C2) and TCE2 respectively.

## 18. AWeX - Advanced Waveform Extension

### 18.1 Features

- Waveform output with complementary output from each compare channel
- Four dead-time insertion (DTI) units
- 8-bit resolution
- Separate high and low side dead-time setting
- Double buffered dead time
- Optionally halts timer during dead-time insertion
- Pattern generation unit creating synchronised bit pattern across the port pins
- Double buffered pattern generation
- Optional distribution of one compare channel output across the port pins
- Event controlled fault protection for instant and predictable fault triggering


### 18.2 Overview

The advanced waveform extension (AWeX) provides extra functions to the timer/counter in waveform generation (WG) modes. It is primarily intended for use with different types of motor control and other power control applications. It enables low and high side output with dead-time insertion and fault protection for disabling and shutting down external drivers. It can also generate a synchronized bit pattern across the port pins.
Each of the waveform generator outputs from the timer/counter 0 are split into a complimentary pair of outputs when any AWeX features are enabled. These output pairs go through a dead-time insertion (DTI) unit that generates the noninverted low side (LS) and inverted high side (HS) of the WG output with dead-time insertion between LS and HS switching. The DTI output will override the normal port value according to the port override setting.
The pattern generation unit can be used to generate a synchronized bit pattern on the port it is connected to. In addition, the WG output from compare channel A can be distributed to and override all the port pins. When the pattern generator unit is enabled, the DTI unit is bypassed.
The fault protection unit is connected to the event system, enabling any event to trigger a fault condition that will disable the AWeX output. The event system ensures predictable and instant fault reaction, and gives flexibility in the selection of fault triggers.
The AWEX is available for TCCO. The notation of this is AWEXC.

## 19. Hi-Res - High Resolution Extension

### 19.1 Features

- Increases waveform generator resolution up to $8 x$ (three bits)
- Supports frequency, single-slope PWM, and dual-slope PWM generation
- Supports the AWeX when this is used for the same timer/counter


### 19.2 Overview

The high-resolution (hi-res) extension can be used to increase the resolution of the waveform generation output from a timer/counter by four or eight. It can be used for a timer/counter doing frequency, single-slope PWM, or dual-slope PWM generation. It can also be used with the AWeX if this is used for the same timer/counter.
The hi-res extension uses the peripheral $4 x$ clock $\left(\mathrm{Clk}_{\text {PER4 }}\right)$. The system clock prescalers must be configured so the peripheral $4 x$ clock frequency is four times higher than the peripheral and CPU clock frequency when the hi-res extension is enabled.

Atmel AVR XMEGA B1 devices have one Hi-Res Extension that can be enabled for the timer/counters pair on PORTC. The notation of this is HIRESC.

## 20. RTC - 16-bit Real-Time Counter

### 20.1 Features

- 16-bit resolution
- Selectable clock source
- 32.768 kHz external crystal
- External clock
- 32.768 kHz internal oscillator
- 32 kHz internal ULP oscillator
- Programmable 10-bit clock prescaling
- One compare register
- One period register
- Clear counter on period overflow
- Optional interrupt/event on overflow and compare match


### 20.2 Overview

The 16-bit real-time counter (RTC) is a counter that typically runs continuously, including in low-power sleep modes, to keep track of time. It can wake up the device from sleep modes and/or interrupt the device at regular intervals.

The reference clock is typically the 1.024 kHz output from a high-accuracy crystal of 32.768 kHz , and this is the configuration most optimized for low power consumption. The faster 32.768 kHz output can be selected if the RTC needs a resolution higher than 1 ms . The RTC can also be clocked from an external clock signal, the 32.768 kHz internal oscillator or the 32 kHz internal ULP oscillator.
The RTC includes a 10-bit programmable prescaler that can scale down the reference clock before it reaches the counter. A wide range of resolutions and time-out periods can be configured. With a 32.768 kHz clock source, the maximum resolution is $30.5 \mu \mathrm{~s}$, and time-out periods can range up to 2000 seconds. With a resolution of 1 s , the maximum timeout period is more than 18 hours ( 65536 seconds). The RTC can give a compare interrupt and/or event when the counter equals the compare register value, and an overflow interrupt and/or event when it equals the period register value.

Figure 20-1. Real-time Counter Overview


## 21. USB - Universal Serial Bus Interface

### 21.1 Features

- One USB 2.0 full speed (12Mbps) and low speed (1.5Mbps) device compliant interface
- Integrated on-chip USB transceiver, no external components needed
- 16 endpoint addresses with full endpoint flexibility for up to 31 endpoints
- One input endpoint per endpoint address
- One output endpoint per endpoint address
- Endpoint address transfer type selectable to:
- Control transfers
- Interrupt transfers
- Bulk transfers
- Isochronous transfers
- Configurable data payload size per endpoint, up to 1023 bytes
- Endpoint configuration and data buffers located in internal SRAM
- Configurable location for endpoint configuration data
- Configurable location for each endpoint's data buffer
- Built-in direct memory access (DMA) to internal SRAM for:
- Endpoint configurations
- Reading and writing endpoint data
- Ping-pong operation for higher throughput and double buffered operation
- Input and output endpoint data buffers used in a single direction
- CPU/DMA controller can update data buffer during transfer
- Multi-packet transfer for reduced interrupt load and software intervention
- Data payload exceeding maximum packet size is transferred in one continuous transfer
- No interrupts or software interaction on packet transaction level
- Transaction complete FIFO for workflow management when using multiple endpoints
- Tracks all completed transactions in a first-come, first-served work queue
- Clock selection independent of system clock source and selection
- Minimum 1.5MHz CPU clock required for low speed USB operation
- Minimum 12 MHz CPU clock required for full speed operation
- Connection to event system
- On chip debug possibilities during USB transactions


### 21.2 Overview

The USB module is a USB 2.0 full speed ( 12 Mbps ) and low speed ( 1.5 Mbps ) device compliant interface.
The USB supports 16 endpoint addresses. All endpoint addresses have one input and one output endpoint, for a total of 31 configurable endpoints and one control endpoint. Each endpoint address is fully configurable and can be configured for any of the four transfer types: control, interrupt, bulk, or isochronous. The data payload size is also selectable, and it supports data payloads up to 1023 bytes.
No dedicated memory is allocated for or included in the USB module. Internal SRAM is used to keep the configuration for each endpoint address and the data buffer for each endpoint. The memory locations used for endpoint configurations and data buffers are fully configurable. The amount of memory allocated is fully dynamic, according to the number of endpoints in use and the configuration of these. The USB module has built-in direct memory access (DMA), and will read/write data from/to the SRAM when a USB transaction takes place.
To maximize throughput, an endpoint address can be configured for ping-pong operation. When done, the input and output endpoints are both used in the same direction. The CPU or DMA controller can then read/write one data buffer while the USB module writes/reads the others, and vice versa. This gives double buffered communication.

Multi-packet transfer enables a data payload exceeding the maximum packet size of an endpoint to be transferred as multiple packets without software intervention. This reduces the CPU intervention and the interrupts needed for USB transfers.

For low-power operation, the USB module can put the microcontroller into any sleep mode when the USB bus is idle and a suspend condition is given. Upon bus resumes, the USB module can wake up the microcontroller from any sleep mode.

PORTD has one USB. Notation of this is USB.

## 22. TWI - Two-wire Interface

### 22.1 Features

- One two-wire interface peripheral
- Bidirectional, two-wire communication interface
- Phillips $\mathrm{I}^{2} \mathrm{C}$ compatible
- System Management Bus (SMBus) compatible
- Bus master and slave operation supported
- Slave operation
- Single bus master operation
- Bus master in multi-master bus environment
- Multi-master arbitration
- Flexible slave address match functions
- 7-bit and general call address recognition in hardware
- 10-bit addressing supported
- Address mask register for dual address match or address range masking
- Optional software address recognition for unlimited number of addresses
- Slave can operate in all sleep modes, including power-down
- Slave address match can wake device from all sleep modes
- 100 kHz and 400 kHz bus frequency support
- Slew-rate limited output drivers
- Input filter for bus noise and spike suppression
- Support arbitration between start/repeated start and data bit (SMBus)
- Slave arbitration allows support for address resolve protocol (ARP) (SMBus)


### 22.2 Overview

The two-wire interface (TWI) is a bidirectional, two-wire communication interface. It is $\mathrm{I}^{2} \mathrm{C}$ and System Management Bus (SMBus) compatible. The only external hardware needed to implement the bus is one pull-up resistor on each bus line.

A device connected to the bus must act as a master or a slave. The master initiates a data transaction by addressing a slave on the bus and telling whether it wants to transmit or receive data. One bus can have many slaves and one or several masters that can take control of the bus. An arbitration process handles priority if more than one master tries to transmit data at the same time. Mechanisms for resolving bus contention are inherent in the protocol.

The TWI module supports master and slave functionality. The master and slave functionality are separated from each other, and can be enabled and configured separately. The master module supports multi-master bus operation and arbitration. It contains the baud rate generator. Both 100 kHz and 400 kHz bus frequency is supported. Quick command and smart mode can be enabled to auto-trigger operations and reduce software complexity.
The slave module implements 7-bit address match and general address call recognition in hardware. 10-bit addressing is also supported. A dedicated address mask register can act as a second address match register or as a register for address range masking. The slave continues to operate in all sleep modes, including power-down mode. This enables the slave to wake up the device from all sleep modes on TWI address match. It is possible to disable the address matching to let this be handled in software instead.

The TWI module will detect START and STOP conditions, bus collisions, and bus errors. Arbitration lost, errors, collision, and clock hold on the bus are also detected and indicated in separate status flags available in both master and slave modes.

It is possible to disable the TWI drivers in the device, and enable a four-wire digital interface for connecting to an external TWI bus driver. This can be used for applications where the device operates from a different $\mathrm{V}_{\mathrm{cc}}$ voltage than used by the TWI bus.

PORTC has one TWI. Notation of this peripheral is TWIC.

## 23. SPI - Serial Peripheral Interface

### 23.1 Features

- One SPI peripheral
- Full-duplex, three-wire synchronous data transfer
- Master or slave operation
- LSB first or MSB first data transfer
- Eight programmable bit rates
- Interrupt flag at the end of transmission
- Write collision flag to indicate data collision
- Wake up from idle sleep mode
- Double speed master mode


### 23.2 Overview

The Serial Peripheral Interface (SPI) is a high-speed synchronous data transfer interface using three or four pins. It allows fast communication between an Atmel AVR XMEGA device and peripheral devices or between several microcontrollers. The SPI supports full-duplex communication.

A device connected to the bus must act as a master or slave. The master initiates and controls all data transactions. PORTC has one SPI. Notation of this peripheral is SPIC.

## 24. USART

### 24.1 Features

- Two Identical USART peripherals
- Full-duplex operation
- Asynchronous or synchronous operation
- Synchronous clock rates up to $1 / 2$ of the device clock frequency
- Asynchronous clock rates up to $1 / 8$ of the device clock frequency
- Supports serial frames with 5, 6, 7, 8, or 9 data bits and 1 or 2 stop bits
- Fractional baud rate generator
- Can generate desired baud rate from any system clock frequency
- No need for external oscillator with certain frequencies
- Built-in error detection and correction schemes
- Odd or even parity generation and parity check
- Data overrun and framing error detection
- Noise filtering includes false start bit detection and digital low-pass filter
- Separate interrupts for
- Transmit complete
- Transmit data register empty
- Receive complete
- Multiprocessor communication mode
- Addressing scheme to address a specific devices on a multi-device bus
- Enable unaddressed devices to automatically ignore all frames
- Master SPI mode
- Double buffered operation
- Configurable data order
- Operation up to $1 / 2$ of the peripheral clock frequency
- IRCOM module for IrDA compliant pulse modulation/demodulation


### 24.2 Overview

The universal synchronous and asynchronous serial receiver and transmitter (USART) is a fast and flexible serial communication module. The USART supports full-duplex communication and asynchronous and synchronous operation. The USART can be configured to operate in SPI master mode and used for SPI communication.
Communication is frame based, and the frame format can be customized to support a wide range of standards. The USART is buffered in both directions, enabling continued data transmission without any delay between frames. Separate interrupts for receive and transmit complete enable fully interrupt driven communication. Frame error and buffer overflow are detected in hardware and indicated with separate status flags. Even or odd parity generation and parity check can also be enabled.

The clock generator includes a fractional baud rate generator that is able to generate a wide range of USART baud rates from any system clock frequencies. This removes the need to use an external crystal oscillator with a specific frequency to achieve a required baud rate. It also supports external clock input in synchronous slave operation.
When the USART is set in master SPI mode, all USART-specific logic is disabled, leaving the transmit and receive buffers, shift registers, and baud rate generator enabled. Pin control and interrupt generation are identical in both modes. The registers are used in both modes, but their functionality differs for some control settings.
An IRCOM module can be enabled for one USART to support IrDA 1.4 physical compliant pulse modulation and demodulation for baud rates up to 115.2 kbps .

PORTC and PORTE each has one USART. Notation of these peripherals are USARTC0 and USARTE0 respectively.

## 25. IRCOM - IR Communication Module

### 25.1 Features

- Pulse modulation/demodulation for infrared communication
- IrDA compatible for baud rates up to 115.2 kbps
- Selectable pulse modulation scheme
- 3/16 of the baud rate period
- Fixed pulse period, 8-bit programmable
- Pulse modulation disabled
- Built-in filtering
- Can be connected to and used by any USART


### 25.2 Overview

XMEGA devices contain an infrared communication module (IRCOM) that is IrDA compatible for baud rates up to 115.2 kbps . It can be connected to any USART to enable infrared pulse encoding/decoding for that USART.

## 26. AES and DES Crypto Engine

### 26.1 Features

- Data Encryption Standard (DES) CPU instruction
- Advanced Encryption Standard (AES) crypto module
- DES Instruction
- Encryption and decryption
- DES supported
- Encryption/decryption in 16 CPU clock cycles per 8-byte block
- AES crypto module
- Encryption and decryption
- Supports 128-bit keys
- Supports XOR data load mode to the state memory
- Encryption/decryption in 375 clock cycles per 16 -byte block


### 26.2 Overview

The Advanced Encryption Standard (AES) and Data Encryption Standard (DES) are two commonly used standards for cryptography. These are supported through an AES peripheral module and a DES CPU instruction, and the communication interfaces and the CPU can use these for fast, encrypted communication and secure data storage.
DES is supported by an instruction in the AVR CPU. The 8-byte key and 8-byte data blocks must be loaded into the register file, and then the DES instruction must be executed 16 times to encrypt/decrypt the data block.

The AES crypto module encrypts and decrypts 128-bit data blocks with the use of a 128-bit key. The key and data must be loaded into the key and state memory in the module before encryption/decryption is started. It takes 375 peripheral clock cycles before the encryption/decryption is done. The encrypted/encrypted data can then be read out, and an optional interrupt can be generated. The AES crypto module also has DMA support with transfer triggers when encryption/decryption is done and optional auto-start of encryption/decryption when the state memory is fully loaded.

## 27. CRC - Cyclic Redundancy Check Generator

### 27.1 Features

- Cyclic redundancy check (CRC) generation and checking for
- Communication data
- Program or data in flash memory
- Data in SRAM and I/O memory space
- Integrated with flash memory, DMA controller and CPU
- Continuous CRC on data going through a DMA channel
- Automatic CRC of the complete or a selectable range of the flash memory
- CPU can load data to the CRC generator through the I/O interface
- CRC polynomial software selectable to
- CRC-16 (CRC-CCITT)
- CRC-32 (IEEE 802.3)
- Zero remainder detection


### 27.2 Overview

A cyclic redundancy check (CRC) is an error detection technique test algorithm used to find accidental errors in data, and it is commonly used to determine the correctness of a data transmission, and data present in the data and program memories. A CRC takes a data stream or a block of data as input and generates a 16- or 32-bit output that can be appended to the data and used as a checksum. When the same data are later received or read, the device or application repeats the calculation. If the new CRC result does not match the one calculated earlier, the block contains a data error. The application will then detect this and may take a corrective action, such as requesting the data to be sent again or simply not using the incorrect data.
Typically, an n-bit CRC applied to a data block of arbitrary length will detect any single error burst not longer than n bits (any single alteration that spans no more than $n$ bits of the data), and will detect the fraction $1-2^{-n}$ of all longer error bursts. The CRC module in XMEGA devices supports two commonly used CRC polynomials; CRC-16 (CRC-CCITT) and CRC-32 (IEEE 802.3).

- CRC-16:

Polynomial:
$x^{16}+x^{12}+x^{5}+1$
Hex value:
$0 \times 1021$

- CRC-32:

Polynomial:

$$
x^{32}+x^{26}+x^{23}+x^{22}+x^{16}+x^{12}+x^{11}+x^{10}+x^{8}+x^{7}+x^{5}+x^{4}+x^{2}+x+1
$$

Hex value:
0x04C11DB7

## 28. LCD - Liquid Crystal Display Controller

### 28.1 Features

- Display capacity up to 40 segment and up to four common terminals
- Supports up to 16 GPIOs
- Shadow display memory gives full freedom in segment update
- ASCII character mapping
- Swap capability option on segment and/or common terminal buses
- Supports from static up to $1 / 4$ duty
- Supports static and 1/3 bias
- LCD driver active in power save mode for low power operation
- Software selectable low power waveform
- Flexible selection of frame frequency
- Programmable blink mode and frequency on two segment terminals
- Uses Only 32kHz RTC clock source
- On-chip LCD power supply
- Software contrast adjustment control
- Equal source and sink capability to Increase glass life time
- Extended interrupt mode for display update or wake-up from sleep mode


### 28.2 Overview

The LCD controller is intended for monochrome passive liquid crystal display (LCD) with up to four common terminals and up to 40 Segments terminals. If the application does not need all the LCD segments available on the XMEGA, up to 16 of the unused LCD pins can be used as general purpose I/O pins.
The LCD controller can be clocked by an internal or an external asynchronous 32 kHz clock source. This 32 kHz oscillator source selection is the same as for the real time counter (RTC).
Dedicated Low Power Waveform, Contrast Control, Extended Interrupt Mode, Selectable Frame Frequency and Blink functionality are supported to off-load the CPU, reduce interrupts and reduce power consumption.
To reduce hardware design complexity, the LCD includes integrated LCD buffers, an integrated power supply voltage and an innovative SWAP mode. Using SWAP mode, the hardware designers have more flexibility during board layout as they can rearrange the pin sequence on Segment and/or Common Terminal Buses.

Figure 28-1. LCD Overview


## 29. ADC - 12-bit Analog to Digital Converter

### 29.1 Features

- Two Analog to Digital Converters (ADCs)
- 12-bit resolution
- Up to three hundred thousand samples per second
- Down to $2.3 \mu$ s conversion time with 8 -bit resolution
- Down to $3.35 \mu$ s conversion time with 12 -bit resolution
- Differential and single-ended input
- Up to 16 single-ended inputs
- $16 \times 4$ differential inputs without gain
- $16 \times 4$ differential input with gain
- Built-in differential gain stage
- $1 / 2 x, 1 x, 2 x, 4 x, 8 x, 16 x, 32 x$, and $64 x$ gain options
- Single, continuous and scan conversion options
- Three internal inputs
- Internal temperature sensor
- $\mathrm{AV}_{\mathrm{Cc}}$ voltage divided by 10
- 1.1V bandgap voltage
- Internal and external reference options
- Compare function for accurate monitoring of user defined thresholds
- Optional event triggered conversion for accurate timing
- Optional DMA transfer of conversion results
- Optional interrupt/event on compare result


### 29.2 Overview

The ADC converts analog signals to digital values. The ADC has 12-bit resolution and is capable of converting up to three hundred thousand samples per second (KSPS). The input selection is flexible, and both single-ended and differential measurements can be done. For differential measurements, an optional gain stage is available to increase the dynamic range. In addition, several internal signal inputs are available. The ADC can provide both signed and unsigned results.
The ADC measurements can either be started by application software or an incoming event from another peripheral in the device. The ADC measurements can be started with predictable timing, and without software intervention. It is possible to use DMA to move ADC results directly to memory or peripherals when conversions are done.
Both internal and external reference voltages can be used. An integrated temperature sensor is available for use with the $A D C$. The output from the $A V_{C C} / 10$ and the bandgap voltage can also be measured by the $A D C$.
The ADC has a compare function for accurate monitoring of user defined thresholds with minimum software intervention required.

Figure 29-1. ADC Overview


The ADC may be configured for 8 - or 12 -bit result, reducing the minimum conversion time (propagation delay) from $3.35 \mu$ s for 12 -bit to $2.3 \mu$ s for 8 -bit result.
ADC conversion results are provided left- or right adjusted with optional ' 1 ' or ' 0 ' padding. This eases calculation when the result is represented as a signed integer (signed 16-bit number).
PORTA and PORTB each has one ADC. Notation of these peripherals are ADCA and ADCB, respectively.

## 30. AC - Analog Comparator

### 30.1 Features

- Four Analog Comparators (AC)
- Selectable hysteresis
- No
- Small
- Large
- Analog comparator output available on pin
- Flexible input selection
- All pins on the port
- Bandgap reference voltage
- A 64-level programmable voltage scaler of the internal $\mathrm{AV}_{\mathrm{Cc}}$ voltage
- Interrupt and event generation on:
- Rising edge
- Falling edge
- Toggle
- Window function interrupt and event generation on:
- Signal above window
- Signal inside window
- Signal below window
- Constant current source with configurable output pin selection


### 30.2 Overview

The analog comparator (AC) compares the voltage levels on two inputs and gives a digital output based on this comparison. The analog comparator may be configured to generate interrupt requests and/or events upon several different combinations of input change.
One important property of the analog comparator's dynamic behavior is the hysteresis. This parameter may be adjusted in order to achieve the optimal operation for each application.
The input selection includes analog port pins, several internal signals, and a 64-level programmable voltage scaler. The analog comparator output state can also be output on a pin for use by external devices.
A constant current source can be enabled and output on a selectable pin. This can be used to replace, for example, external resistors used to charge capacitors in capacitive touch sensing applications.
The analog comparators are always grouped in pairs on each port. These are called analog comparator 0 (AC0) and analog comparator 1 (AC1). They have identical behavior, but separate control registers. Used as pair, they can be set in window mode to compare a signal to a voltage range instead of a voltage level.
PORTA and PORTB each has one AC pair. Notations are ACA and ACB, respectively.

Figure 30-1. Analog Comparator Overview


The window function is realized by connecting the external inputs of the two analog comparators in a pair as shown in Figure 30-2.

Figure 30-2. Analog Comparator Window Function


## 31. Programming and Debugging

### 31.1 Features

- Programming
- External programming through PDI or JTAG interfaces
- Minimal protocol overhead for fast operation
- Built-in error detection and handling for reliable operation
- Boot loader support for programming through any communication interface
- Debugging
- Non-intrusive, real-time, on-chip debug system
- No software or hardware resources required from device except pin connection
- Program flow control
- Go, Stop, Reset, Step Into, Step Over, Step Out, Run-to-Cursor
- Unlimited number of user program breakpoints
- Unlimited number of user data breakpoints, break on:
- Data location read, write, or both read and write
- Data location content equal or not equal to a value
- Data location content is greater or smaller than a value
- Data location content is within or outside a range
- No limitation on device clock frequency
- Program and Debug Interface (PDI)
- Two-pin interface for external programming and debugging
- Uses the Reset pin and a dedicated pin
- No I/O pins required during programming or debugging
- JTAG interface
- Four-pin, IEEE Std. 1149.1 compliant interface for programming and debugging
- Boundary scan capabilities according to IEEE Std. 1149.1 (JTAG)


### 31.2 Overview

The Program and Debug Interface (PDI) is an Atmel proprietary interface for external programming and on-chip debugging of a device.
The PDI supports fast programming of nonvolatile memory (NVM) spaces; flash, EEPOM, fuses, lock bits, and the user signature row.

Debug is supported through an on-chip debug system that offers non-intrusive, real-time debug. It does not require any software or hardware resources except for the device pin connection. Using the Atmel tool chain, it offers complete program flow control and support for an unlimited number of program and complex data breakpoints. Application debug can be done from a C or other high-level language source code level, as well as from an assembler and disassembler level.

Programming and debugging can be done through two physical interfaces. The primary one is the PDI physical layer, which is available on all devices. This is a two-pin interface that uses the Reset pin for the clock input (PDI_CLK) and one other dedicated pin for data input and output (PDI_DATA). A JTAG interface is also available on most devices, and this can be used for programming and debugging through the four-pin JTAG interface. The JTAG interface is IEEE Std.
1149.1 compliant, and supports boundary scan. Any external programmer or on-chip debugger/emulator can be directly connected to either of these interfaces. Unless otherwise stated, all references to the PDI assume access through the PDI physical layer.

## 32. Pinout and Pin Functions

The device pinout is shown in "Pinout/Block Diagram" on page 4. In addition to general purpose I/O functionality, each pin can have several alternate functions. This will depend on which peripheral is enabled and connected to the actual pin. Only one of the pin functions can be used at time.

### 32.1 Alternate Pin Function Description

The tables below show the notation for all pin functions available and describe its function.

### 32.1.1 Operation/Power Supply

| $\mathrm{V}_{\mathrm{CC}}$ | Digital supply voltage |
| :--- | :--- |
| AV $_{\text {CC }}$ | Analog supply voltage |
| GND | Ground |
| AGND | Analog Ground |

### 32.1.2 Port Interrupt Functions

| SYNC | Port pin with full synchronous and limited asynchronous interrupt function |
| :--- | :--- |
| ASYNC | Port pin with full synchronous and full asynchronous interrupt function |

### 32.1.3 Analog Functions

| ACn | Analog Comparator input pin $n$ |
| :--- | :--- |
| ACnOUT | Analog Comparator $n$ Output |
| ADCn | Analog to Digital Converter input pin $n$ |
| AREF | Analog Reference input pin |

### 32.1.4 LCD Functions

| SEGn | LCD Segment Drive Output n |
| :--- | :--- |
| COMn | LCD Common Drive Output n |
| VLCD | LCD Voltage Multiplier Output |
| BIAS2 | LCD Intermediate Voltage 2 Output (VLCD * 2/3) |
| BIAS1 | LCD Intermediate Voltage 1 Output (VLCD *1/3) |
| CAPH | LCD High End Of Flying Capacitor |
| CAPL | LCD Low End Of Flying Capacitor |

### 32.1.5 Timer/Counter and AWEX Functions

| OCnxLS | Output Compare Channel $x$ Low Side for Timer/Counter $n$ |
| :--- | :--- |
| OCnxHS | Output Compare Channel $x$ High Side for Timer/Counter $n$ |

### 32.1.6 Communication Functions

| SCL | Serial Clock for TWI |
| :--- | :--- |
| SDA | Serial Data for TWI |
| SCLIN | Serial Clock In for TWI when external driver interface is enabled |
| SCLOUT | Serial Clock Out for TWI when external driver interface is enabled |
| SDAIN | Serial Data In for TWI when external driver interface is enabled |
| SDAOUT | Serial Data Out for TWI when external driver interface is enabled |
| XCKn | Transfer Clock for USART $n$ |
| RXDn | Transmitter Data for USART n |
| TXDn | Slave Select for SPI |
| SS | Master Out Slave In for SPI |
| MOSI | Serial Clock for SPI |
| MISO | Data- for USB |
| SCK | Data+ for USB |
| D- |  |
| D+ |  |

### 32.1.7 Oscillators, Clock, and Event

| TOSCn | Timer Oscillator pin n |
| :--- | :--- |
| XTALn | Input/Output for Oscillator pin n |
| CLKOUT | Peripheral Clock Output |
| EVOUT | Event Channel O Output |
| RTCOUT | RTC Clock Source Output |

### 32.1.8 Debug/System Functions

| RESET | Reset pin |
| :--- | :--- |
| PDI_CLK | Program and Debug Interface Clock pin |
| PDI_DATA | Program and Debug Interface Data pin |


| TCK | JTAG Test Clock |
| :--- | :--- |
| TDI | JTAG Test Data In |
| TDO | JTAG Test Data Out |
| TMS | JTAG Test Mode Select |

### 32.2 Alternate Pin Functions

The tables below show the primary/default function for each pin on a port in the first column, the pin number in the second column, and then all alternate pin functions in the remaining columns. The head row shows what peripheral that enable and use the alternate pin functions.

For better flexibility, some alternate functions also have selectable pin locations for their functions, this is noted under the first table where this apply.

Table 32-1. Port A - Alternate Functions

| PORT A | PIN \# | INTERRUPT | ADCA POSI GAINPOS | ADCB POSI GAINPOS | $\begin{aligned} & \text { ADCA } \\ & \text { NEG } \end{aligned}$ | ADCA GAINNEG | $\begin{aligned} & \text { ACA } \\ & \text { POS } \end{aligned}$ | ACA NEG | ACA OUT | REFA |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PAO | 82 | SYNC | ADC0 | ADC8 | ADC0 |  | ACO | ACO |  | AREF |
| PA1 | 83 | SYNC | ADC1 | ADC9 | ADC1 |  | AC1 | AC1 |  |  |
| PA2 | 84 | SYNC/ASYNC | ADC2 | ADC10 | ADC2 |  | AC2 |  |  |  |
| PA3 | 85 | SYNC | ADC3 | ADC11 | ADC3 |  | AC3 | AC3 |  |  |
| PA4 | 86 | SYNC | ADC4 | ADC12 |  | ADC4 | AC4 |  |  |  |
| PA5 | 87 | SYNC | ADC5 | ADC13 |  | ADC5 | AC5 | AC5 |  |  |
| PA6 | 88 | SYNC | ADC6 | ADC14 |  | ADC6 | AC6 |  | AC1OUT |  |
| PA7 | 89 | SYNC | ADC7 | ADC15 |  | ADC7 |  | AC7 | AC0OUT |  |

Table 32-2. Port B - Alternate Functions

| PORT B | PIN \# | INTERRUPT | ADCA POSI GAINPOS | ADCB POSI GAINPOS | ADCB NEG | ADCB GAINNEG | ACB <br> POS | ACB <br> NEG | ACB <br> OUT | REFB | JTAG |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| AGND | 90 |  |  |  |  |  |  |  |  |  |  |
| AVCC | 91 |  |  |  |  |  |  |  |  |  |  |
| PB0 | 92 | SYNC | ADC8 | ADC0 | ADC0 |  | AC0 | AC0 |  | AREF |  |
| PB1 | 93 | SYNC | ADC9 | ADC1 | ADC1 |  | AC1 | AC1 |  |  |  |
| PB2 | 94 | SYNC/ASYNC | ADC10 | ADC2 | ADC2 |  | AC2 |  |  |  |  |
| PB3 | 95 | SYNC | ADC11 | ADC3 | ADC3 |  | AC3 | AC3 |  |  |  |
| PB4 | 96 | SYNC | ADC12 | ADC4 |  | ADC4 | AC4 |  |  |  | TMS |
| PB5 | 97 | SYNC | ADC13 | ADC5 |  | ADC5 | AC5 | AC5 |  |  | TDI |
| PB6 | 98 | SYNC | ADC14 | ADC6 |  | ADC6 | AC6 |  | AC10UT |  | TCK |
| PB7 | 99 | SYNC | ADC15 | ADC7 |  | ADC7 |  | AC7 | ACOOUT |  | TDO |

Table 32-3. Port C - Alternate Functions

| PORT C | PIN \# | INTERRUPT | TCC0 $^{(1)}$ | AWEXC | TCC1 | USARTC0 ${ }^{(2)}$ | SPIC $^{(3)}$ | TWIC | EXTCLK | CLOCKOUT <br> $(4)$ | EVENTOUT <br> $(5)$ |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| GND | 100 |  |  |  |  |  |  |  |  |  |  |
| VCC | 1 |  |  |  |  |  |  |  |  |  |  |
| PC0 | 2 | SYNC | OCOA | $\overline{\text { OCOALS }}$ |  |  |  |  | SDA | EXTCLKC0 |  |
| PC1 | 3 | SYNC | OCOB | OCOAHS |  | XCKO |  | SCL | EXTCLKC1 |  |  |
| PC2 | 4 | SYNC/ASYNC | OCOC | $\overline{\text { OCOBLS }}$ |  | RXDO |  |  | EXTCLKC2 |  |  |
| PC3 | 5 | SYNC | OCOD | OCOBHS |  | TXDO |  |  | EXTCLKC3 |  |  |
| PC4 | 6 | SYNC |  | $\overline{\text { OCOCLS }}$ | OC1A |  | $\overline{\text { SS }}$ |  | EXTCLKC4 |  |  |
| PC5 | 7 | SYNC |  | OCOCHS | OC1B |  | MOSI |  | EXTCLKC5 |  |  |
| PC6 | 8 | SYNC |  | $\overline{\text { OCODLS }}$ |  |  | MISO |  | EXTCLKC6 | RTCOUT |  |
| PC7 | 9 | SYNC |  | OCODHS |  |  | SCK |  | EXTCLKC7 | CIkPER | EVOUT |

Notes: 1. Pin mapping of all TCO can optionally be moved to high nibble of port.
2. Pin mapping of all USARTO can optionally be moved to high nibble of port.
3. Pins MOSI and SCK for all SPI can optionally be swapped.
4. CLKOUT can optionally be moved between port C and E and between pin 4 and 7 .
5. EVOUT can optionally be moved between port C and E and between pin 4 and 7 .

Table 32-4. Port D - Alternate Functions

| PORT D | PIN \# | INTERRUPT |  | USBD |
| :--- | :---: | :---: | :---: | :---: |
| GND | 10 |  |  |  |
| VCC | 11 |  |  | D- |
| PDO | 12 | SYNC |  | D+ |
| PD1 | 13 | SYNC |  |  |
| PD2 | 14 | SYNC/ASYNC |  |  |

Table 32-5. Program and Debug Functions

| PROG | PIN \# | INTERRUPT |  |
| :--- | :---: | :---: | :---: |
| $\overline{\text { RESET }}$ | 15 |  | PROG |
| PDI | 16 |  |  |
| GND | 17 |  | PDI_CLK |
| VCC | 18 |  |  |

Table 32-6. Port E-Alternate Functions

| PORT E | PIN \# | INTERRUPT | TCE0 ${ }^{(1)}$ | USARTEO ${ }^{(2)}$ | CLOCKOUT ${ }^{(4)}$ | EVENTOUT ${ }^{(5)}$ | Alternate TOSC |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PEO | 19 | SYNC | OCOA |  |  |  |  |
| PE1 | 20 | SYNC | OCOB | ХСКо |  |  |  |
| PE2 | 21 | SYNC/ASYNC | OCOC | RXDO |  |  |  |
| PE3 | 22 | SYNC | OCOD | TXDO |  |  |  |
| PE4 | 23 | SYNC |  |  |  |  |  |
| PE5 | 24 | SYNC |  |  |  |  |  |
| PE6 | 25 | SYNC |  |  |  |  | TOSC2 |
| PE7 | 26 | SYNC |  |  | $\mathrm{clk}_{\text {PER }}$ | EVOUT | TOSC1 |

Table 32-7. LCD

| LCD ${ }^{(1)(2)}$ | PIN \# | INTERRUPT ${ }^{(1)}$ | GPIO ${ }^{(1)}$ | BLINK ${ }^{(1)}$ |
| :---: | :---: | :---: | :---: | :---: |
| GND | 27 |  |  |  |
| VCC | 28 |  |  |  |
| SEG39 | 29 | SYNC | PGO |  |
| SEG38 | 30 | SYNC | PG1 |  |
| SEG37 | 31 | SYNC/ASYNC | PG2 |  |
| SEG36 | 32 | SYNC | PG3 |  |
| SEG35 | 33 | SYNC | PG4 |  |
| SEG34 | 34 | SYNC | PG5 |  |
| SEG33 | 35 | SYNC | PG6 |  |
| SEG32 | 36 | SYNC | PG7 |  |
| SEG31 | 37 | SYNC | PMO |  |
| SEG30 | 38 | SYNC | PM1 |  |
| SEG29 | 39 | SYNC/ASYNC | PM2 |  |
| SEG28 | 40 | SYNC | PM3 |  |
| SEG27 | 41 | SYNC | PM4 |  |
| SEG26 | 42 | SYNC | PM5 |  |
| SEG25 | 43 | SYNC | PM6 |  |
| SEG24 | 44 | SYNC | PM7 |  |
| SEG23 | 45 |  |  |  |
| SEG22 | 46 |  |  |  |
| SEG21 | 47 |  |  |  |
| SEG20 | 48 |  |  |  |
| SEG19 | 49 |  |  |  |


| LCD ${ }^{(1)(2)}$ | PIN \# | INTERRUPT ${ }^{(1)}$ | GPIO ${ }^{(1)}$ | BLINK ${ }^{(1)}$ |
| :---: | :---: | :---: | :---: | :---: |
| SEG18 | 50 |  |  |  |
| SEG17 | 51 |  |  |  |
| SEG16 | 52 |  |  |  |
| SEG15 | 53 |  |  |  |
| SEG14 | 54 |  |  |  |
| SEG13 | 55 |  |  |  |
| SEG12 | 56 |  |  |  |
| SEG11 | 57 |  |  |  |
| SEG10 | 58 |  |  |  |
| SEG9 | 59 |  |  |  |
| SEG8 | 60 |  |  |  |
| SEG7 | 61 |  |  |  |
| SEG6 | 62 |  |  |  |
| SEG5 | 63 |  |  |  |
| SEG4 | 64 |  |  |  |
| SEG3 | 65 |  |  |  |
| SEG2 | 66 |  |  |  |
| SEG1 | 67 |  |  | BLINK |
| SEG0 | 68 |  |  | BLINK |
| GND | 69 |  |  |  |
| VCC | 70 |  |  |  |
| BIAS1 | 71 |  |  |  |
| BIAS2 | 72 |  |  |  |
| VLCD | 73 |  |  |  |
| CAPL | 74 |  |  |  |
| CAPH | 75 |  |  |  |
| сомо | 76 |  |  |  |
| COM1 | 77 |  |  |  |
| COM2 | 78 |  |  |  |
| сом3 | 79 |  |  |  |

Notes: 1. Pin mapping of all Segment terminals (SEGn) can be optionally swapped. Interrupt, GPIO and Blink functions will be automatically swapped.
2. Pin mapping of all Common terminals (COMn) can be optionally swapped.

Table 32-8. Port R- Alternate Functions

| PORT R | PIN \# | INTERRUPT | XTAL | TOSC |
| :--- | :---: | :---: | :---: | :---: |
| PR0 | 80 | SYNC | XTAL2 | TOSC2 |
| PR1 | 81 | SYNC | XTAL1 | TOSC1 |

## 33. Peripheral Module Address Map

The address maps show the base address for each peripheral and module in XMEGA B1. For complete register description and summary for each peripheral module, refer to the XMEGA B Manual.

Table 33-1. Peripheral Module Address Map

| Base address | Name | Description |
| :---: | :---: | :---: |
| $0 \times 0000$ | GPIO | General Purpose I/O Registers |
| $0 \times 0010$ | VPORT0 | Virtual Port 0 |
| $0 \times 0014$ | VPORT1 | Virtual Port 1 |
| $0 \times 0018$ | VPORT2 | Virtual Port 2 |
| 0x001C | VPORT3 | Virtual Port 3 |
| 0x0030 | CPU | CPU |
| 0x0040 | CLK | Clock Control |
| $0 \times 0048$ | SLEEP | Sleep Controller |
| 0x0050 | OSC | Oscillator Control |
| 0x0060 | DFLLRC32M | DFLL for the 32 MHz Internal Oscillator |
| 0x0068 | DFLLRC2M | DFLL for the 2MHz Internal Oscillator |
| $0 \times 0070$ | PR | Power Reduction |
| 0x0078 | RST | Reset Controller |
| 0x0080 | WDT | Watch-Dog Timer |
| $0 \times 0090$ | MCU | MCU Control |
| 0x00A0 | PMIC | Programmable Multilevel Interrupt Controller |
| 0x00B0 | PORTCFG | Port Configuration |
| 0x00C0 | AES | AES Module |
| 0x00D0 | CRC | CRC Module |
| 0x0100 | DMA | DMA Controller |
| 0x0180 | EVSYS | Event System |
| 0x01C0 | NVM | Non Volatile Memory (NVM) Controller |
| 0x0200 | ADCA | Analog to Digital Converter on port A |
| 0x0240 | ADCB | Analog to Digital Converter on port B |
| 0x0380 | ACA | Analog Comparator pair on port A |
| 0x0390 | ACB | Analog Comparator pair on port B |
| 0x0400 | RTC | Real Time Counter |
| 0x0480 | TWIC | Two-wire Interface on port C |
| 0x04C0 | USB | USB Device |
| 0x0600 | PORTA | Port A |
| 0x0620 | PORTB | Port B |
| 0x0640 | PORTC | Port C |
| 0x0660 | PORTD | Port D |
| 0x0680 | PORTE | Port E |
| 0x06C0 | PORTG | Port G |
| 0x0760 | PORTM | Port M |
| 0x07E0 | PORTR | Port R |


| Base address | Name | Description |
| :--- | :---: | :--- |
| $0 \times 0800$ | TCC0 | Timer/Counter 0 on port C |
| $0 \times 0840$ | TCC1 | Timer/Counter 1 on port C |
| $0 \times 0880$ | AWEXC | Advanced Waveform Extension on port C |
| $0 \times 0890$ | HIRESC | High Resolution Extension on port C |
| 0x08A0 | USARTC0 | USART 0 on port C |
| 0x08C0 | SPIC | Serial Peripheral Interface on port C |
| 0x08F8 | IRCOM | Infrared Communication Module |
| 0x0A00 | TCE0 | Timer/Counter 0 on port E |
| 0xOAAO | USARTE0 | USART 0 on port E |
| 0x0D00 | LCD | Liquid Crystal Display |

## 34. Instruction Set Summary

| Mnemonics | Operands | Description | Operation |  |  | Flags | \#Clocks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Arithmetic and Logic Instructions |  |  |  |  |  |  |  |
| ADD | Rd, Rr | Add without Carry | Rd | $\leftarrow$ | $\mathrm{Rd}+\mathrm{Rr}$ | Z,C,N,V,S,H | 1 |
| ADC | Rd, Rr | Add with Carry | Rd | $\leftarrow$ | $R d+R r+C$ | Z,C,N,V,S,H | 1 |
| ADIW | Rd, K | Add Immediate to Word | Rd | $\leftarrow$ | $R d+1: R d+K$ | Z,C,N,V,S | 2 |
| SUB | Rd, Rr | Subtract without Carry | Rd | $\leftarrow$ | Rd-Rr | Z,C,N,V,S,H | 1 |
| SUBI | Rd, K | Subtract Immediate | Rd | $\leftarrow$ | Rd-K | Z,C,N,V,S,H | 1 |
| SBC | Rd, Rr | Subtract with Carry | Rd | $\leftarrow$ | Rd-Rr-C | Z,C,N,V,S,H | 1 |
| SBCI | Rd, K | Subtract Immediate with Carry | Rd | $\leftarrow$ | Rd-K-C | Z,C,N,V,S,H | 1 |
| SBIW | Rd, K | Subtract Immediate from Word | $\mathrm{Rd}+1: \mathrm{Rd}$ | $\leftarrow$ | Rd + 1:Rd-K | Z,C,N,V,S | 2 |
| AND | Rd, Rr | Logical AND | Rd | $\leftarrow$ | Rd • Rr | Z,N,V,S | 1 |
| ANDI | Rd, K | Logical AND with Immediate | Rd | $\leftarrow$ | Rd•K | Z,N,V,S | 1 |
| OR | Rd, Rr | Logical OR | Rd | $\leftarrow$ | $\mathrm{Rd} v \mathrm{Rr}$ | Z,N,V,S | 1 |
| ORI | Rd, K | Logical OR with Immediate | Rd | $\leftarrow$ | Rdv K | Z,N,V,S | 1 |
| EOR | Rd, Rr | Exclusive OR | Rd | $\leftarrow$ | $\mathrm{Rd} \oplus \mathrm{Rr}$ | Z,N,V,S | 1 |
| COM | Rd | One's Complement | Rd | $\leftarrow$ | \$FF - Rd | Z, C,N,V,S | 1 |
| NEG | Rd | Two's Complement | Rd | $\leftarrow$ | \$00-Rd | Z,C,N,V,S,H | 1 |
| SBR | Rd,K | Set Bit(s) in Register | Rd | $\leftarrow$ | Rdv K | Z,N,V,S | 1 |
| CBR | Rd, K | Clear Bit(s) in Register | Rd | $\leftarrow$ | Rd•(\$FFh - K ) | Z,N,V,S | 1 |
| INC | Rd | Increment | Rd | $\leftarrow$ | $\mathrm{Rd}+1$ | Z,N,V,S | 1 |
| DEC | Rd | Decrement | Rd | $\leftarrow$ | Rd-1 | Z,N,V,S | 1 |
| TST | Rd | Test for Zero or Minus | Rd | $\leftarrow$ | $\mathrm{Rd} \bullet \mathrm{Rd}$ | Z,N,V,S | 1 |
| CLR | Rd | Clear Register | Rd | $\leftarrow$ | $\mathrm{Rd} \oplus \mathrm{Rd}$ | Z,N,V,S | 1 |
| SER | Rd | Set Register | Rd | $\leftarrow$ | \$FF | None | 1 |
| MUL | Rd, Rr | Multiply Unsigned | R1:R0 | $\leftarrow$ | $R d x \operatorname{Rr}(\mathrm{UU})$ | Z,C | 2 |
| MULS | Rd,Rr | Multiply Signed | R1:R0 | $\leftarrow$ | $\mathrm{Rd} \times \mathrm{Rr}(\mathrm{SS})$ | Z,C | 2 |
| MULSU | Rd, Rr | Multiply Signed with Unsigned | R1:R0 | $\leftarrow$ | $\mathrm{Rd} \times \operatorname{Rr}(\mathrm{SU})$ | Z,C | 2 |
| FMUL | Rd, Rr | Fractional Multiply Unsigned | R1:R0 | $\leftarrow$ | $\mathrm{Rd} \times \mathrm{Rr} \ll 1$ (UU) | Z,C | 2 |
| FMULS | Rd, Rr | Fractional Multiply Signed | R1:R0 | $\leftarrow$ | $\mathrm{Rd} \times \mathrm{Rr} \ll 1$ (SS) | Z,C | 2 |
| FMULSU | Rd, Rr | Fractional Multiply Signed with Unsigned | R1:R0 | $\leftarrow$ | $\mathrm{Rd} \times \mathrm{Rr} \ll 1$ (SU) | Z,C | 2 |
| DES | K | Data Encryption | if $(\mathrm{H}=0)$ then R15:R0 else if $(H=1)$ then R15:R0 | $\leftarrow$ | Encrypt(R15:R0, K) <br> Decrypt(R15:R0, K) |  | 1/2 |
| Branch instructions |  |  |  |  |  |  |  |
| RJMP | k | Relative Jump | PC | $\leftarrow$ | $\mathrm{PC}+\mathrm{k}+1$ | None | 2 |
| IJMP |  | Indirect Jump to ( $Z$ ) | $\begin{array}{r} \mathrm{PC}(15: 0) \\ \mathrm{PC}(21: 16) \end{array}$ | $\leftarrow$ | $\begin{aligned} & \mathrm{z}, \\ & 0 \end{aligned}$ | None | 2 |
| EIJMP |  | Extended Indirect Jump to (Z) | $\begin{array}{r} \mathrm{PC}(15: 0) \\ \mathrm{PC}(21: 16) \end{array}$ | $\leftarrow$ | Z, EIND | None | 2 |
| JMP | k | Jump | PC | $\leftarrow$ | k | None | 3 |


| Mnemonics | Operands | Description | Operation |  |  | Flags | \#Clocks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RCALL | k | Relative Call Subroutine | PC | $\leftarrow$ | $\mathrm{PC}+\mathrm{k}+1$ | None | $2 / 3{ }^{(1)}$ |
| ICALL |  | Indirect Call to (Z) | $\begin{array}{r} \mathrm{PC}(15: 0) \\ \mathrm{PC}(21: 16) \end{array}$ | $\leftarrow$ | $\begin{aligned} & \mathrm{z}, \\ & 0 \end{aligned}$ | None | $2 / 3{ }^{(1)}$ |
| EICALL |  | Extended Indirect Call to (Z) | $\begin{array}{r} \mathrm{PC}(15: 0) \\ \mathrm{PC}(21: 16) \end{array}$ | $\leftarrow$ | Z, EIND | None | $3^{(1)}$ |
| CALL | k | call Subroutine | PC | $\leftarrow$ | k | None | $3 / 4{ }^{(1)}$ |
| RET |  | Subroutine Return | PC | $\leftarrow$ | STACK | None | $4 / 5{ }^{(1)}$ |
| RETI |  | Interrupt Return | PC | $\leftarrow$ | StACK | 1 | $4 / 5{ }^{(1)}$ |
| CPSE | Rd, Rr | Compare, Skip if Equal | if ( $\mathrm{Rd}=\mathrm{Rr}$ ) PC | $\leftarrow$ | $\mathrm{PC}+2$ or 3 | None | 1/2/3 |
| CP | Rd, Rr | Compare | Rd-Rr |  |  | Z,C,N,V,s, H | 1 |
| CPC | Rd, Rr | Compare with Carry | Rd-Rr-C |  |  | Z,C,N,V,S,H | 1 |
| CPI | Rd, K | Compare with Immediate | Rd-K |  |  | Z,C,N,V,s,H | 1 |
| SBRC | $\mathrm{Rr}, \mathrm{b}$ | Skip if Bit in Register Cleared | if $(\operatorname{Rr}(\mathrm{b})=0) \mathrm{PC}$ | $\leftarrow$ | $\mathrm{PC}+2$ or 3 | None | 1/2/3 |
| SBRS | $\mathrm{Rr}, \mathrm{b}$ | Skip if Bit in Register Set | if $(\operatorname{Rr}(\mathrm{b})=1) \mathrm{PC}$ | $\leftarrow$ | $\mathrm{PC}+2$ or 3 | None | 1/2/3 |
| SBIC | A, b | Skip if Bit in I/O Register Cleared | if $(1 / O(A, b)=0) P C$ | $\leftarrow$ | $\mathrm{PC}+2$ or 3 | None | 2/3/4 |
| SBIS | A, b | Skip if Bit in I/O Register Set | If (//O(A,b) $=1$ ) PC | $\leftarrow$ | $\mathrm{PC}+2$ or 3 | None | 2/3/4 |
| BRBS | s, k | Branch if Status Flag Set | if (SREG(s) = 1) then PC | $\leftarrow$ | $P C+k+1$ | None | 1/2 |
| BRBC | s, k | Branch if Status Flag Cleared | if (SREG(s) $=0$ ) then PC | $\leftarrow$ | PC $+\mathrm{k}+1$ | None | 1/2 |
| BREQ | k | Branch if Equal | if $(Z=1)$ then $P C$ | $\leftarrow$ | $P C+k+1$ | None | 1/2 |
| BRNE | k | Branch if Not Equal | if $(Z=0)$ then PC | $\leftarrow$ | $P C+k+1$ | None | 1/2 |
| BRCS | k | Branch if Carry Set | if ( $C=1$ ) then PC | $\leftarrow$ | $P C+k+1$ | None | 1/2 |
| BRCC | k | Branch if Carry Cleared | if ( $C=0$ ) then PC | $\leftarrow$ | PC $+\mathrm{k}+1$ | None | 1/2 |
| BRSH | k | Branch if Same or Higher | if ( $\mathrm{C}=0$ ) then PC | $\leftarrow$ | $P C+k+1$ | None | 1/2 |
| BRLO | k | Branch if Lower | if ( $C=1$ ) then PC | $\leftarrow$ | $P C+k+1$ | None | 1/2 |
| BRMI | k | Branch if Minus | if $(N=1)$ then PC | $\leftarrow$ | PC $+\mathrm{k}+1$ | None | 1/2 |
| BRPL | k | Branch if Plus | if $(N=0)$ then PC | $\leftarrow$ | $P C+k+1$ | None | 1/2 |
| BRGE | k | Branch if Greater or Equal, Signed | if $(N \oplus V=0)$ then $P C$ | $\leftarrow$ | $P C+k+1$ | None | 1/2 |
| BRLT | k | Branch if Less Than, Signed | if $(N \oplus V=1)$ then $P C$ | $\leftarrow$ | PC $+\mathrm{k}+1$ | None | 1/2 |
| BRHS | k | Branch if Half Carry Flag Set | if ( $H=1$ ) then PC | $\leftarrow$ | PC $+\mathrm{k}+1$ | None | 1/2 |
| BRHC | k | Branch if Half Carry Flag Cleared | if $(H=0)$ then PC | $\leftarrow$ | $P C+k+1$ | None | 1/2 |
| BRTS | k | Branch if T Flag Set | if ( $\mathrm{T}=1$ ) then PC | $\leftarrow$ | PC $+\mathrm{k}+1$ | None | 1/2 |
| BRTC | k | Branch if T Flag Cleared | if $(T=0)$ then PC | $\leftarrow$ | $P C+k+1$ | None | 1/2 |
| BRVS | k | Branch if Overflow Flag is Set | if $(V=1)$ then PC | $\leftarrow$ | PC $+\mathrm{k}+1$ | None | 1/2 |
| BRVC | k | Branch if Overflow Flag is Cleared | if ( $V=0$ ) then PC | $\leftarrow$ | PC $+\mathrm{k}+1$ | None | 1/2 |
| BRIE | k | Branch if Interrupt Enabled | if $(\mathrm{I}=1)$ then PC | $\leftarrow$ | PC $+\mathrm{k}+1$ | None | 1/2 |
| BRID | k | Branch if Interrupt Disabled | if $(\mathrm{I}=0)$ then PC | $\leftarrow$ | PC $+\mathrm{k}+1$ | None | 1/2 |
| Data transfer instructions |  |  |  |  |  |  |  |
| MOV | Rd, Rr | Copy Register | Rd | $\leftarrow$ | Rr | None | 1 |


| Mnemonics | Operands | Description | Operation |  |  | Flags | \#Clocks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MOVW | Rd, Rr | Copy Register Pair | $\mathrm{Rd}+1: \mathrm{Rd}$ | $\leftarrow$ | $\mathrm{Rr}+1: \mathrm{Rr}$ | None | 1 |
| LDI | Rd, K | Load Immediate | Rd | $\leftarrow$ | K | None | 1 |
| LDS | Rd, k | Load Direct from data space | Rd | $\leftarrow$ | (k) | None | $2^{(1)(2)}$ |
| LD | Rd, X | Load Indirect | Rd | $\leftarrow$ | (X) | None | $1^{(1)(2)}$ |
| LD | Rd, $\mathrm{X}+$ | Load Indirect and Post-Increment | $\begin{array}{r} \mathrm{Rd} \\ \mathrm{X} \end{array}$ | $\leftarrow$ | $\begin{aligned} & (X) \\ & X+1 \end{aligned}$ | None | $1^{(1)(2)}$ |
| LD | Rd, -X | Load Indirect and Pre-Decrement | $\begin{array}{r} X \leftarrow X-1 \\ R d \end{array}$ | $\leftarrow$ | $\begin{aligned} & \text { X - } 1 \\ & (X) \end{aligned}$ | None | $2^{(1)(2)}$ |
| LD | Rd, Y | Load Indirect | $\mathrm{Rd} \leftarrow(\mathrm{Y})$ | $\leftarrow$ | (Y) | None | $1{ }^{(1)(2)}$ |
| LD | Rd, Y+ | Load Indirect and Post-Increment | $\begin{gathered} \mathrm{Rd} \\ \mathrm{Y} \end{gathered}$ | $\leftarrow$ | $\begin{aligned} & (Y) \\ & Y+1 \end{aligned}$ | None | $1^{(1)(2)}$ |
| LD | Rd, -Y | Load Indirect and Pre-Decrement | $\begin{array}{r} \mathrm{Y} \\ \mathrm{Rd} \end{array}$ | $\leftarrow$ | $\begin{aligned} & Y-1 \\ & (Y) \end{aligned}$ | None | $2^{(1)(2)}$ |
| LDD | Rd, Y+q | Load Indirect with Displacement | Rd | $\leftarrow$ | $(Y+q)$ | None | $2^{(1)(2)}$ |
| LD | Rd, Z | Load Indirect | Rd | $\leftarrow$ | (Z) | None | $1^{(1)(2)}$ |
| LD | Rd, Z+ | Load Indirect and Post-Increment | $\begin{array}{r} \mathrm{Rd} \\ \mathrm{Z} \end{array}$ | $\leftarrow$ | $\begin{aligned} & (Z) \\ & Z+1 \end{aligned}$ | None | $1^{(1)(2)}$ |
| LD | Rd, -Z | Load Indirect and Pre-Decrement | $\begin{array}{r} \text { Z } \\ \mathrm{Rd} \end{array}$ | $\leftarrow$ | $\begin{aligned} & \mathrm{Z}-1 \\ & (\mathrm{Z}) \end{aligned}$ | None | $2^{(1)(2)}$ |
| LDD | Rd, $\mathrm{Z}+\mathrm{q}$ | Load Indirect with Displacement | Rd | $\leftarrow$ | $(Z+q)$ | None | $2^{(1)(2)}$ |
| STS | k, Rr | Store Direct to Data Space | (k) | $\leftarrow$ | Rd | None | $2{ }^{(1)}$ |
| ST | X, Rr | Store Indirect | (X) | $\leftarrow$ | Rr | None | $1{ }^{(1)}$ |
| ST | X+, Rr | Store Indirect and Post-Increment | $\begin{array}{r} (X) \\ X \end{array}$ | $\leftarrow$ | $\begin{aligned} & \mathrm{Rr}, \\ & \mathrm{X}+1 \end{aligned}$ | None | $1{ }^{(1)}$ |
| ST | -X, Rr | Store Indirect and Pre-Decrement | $\begin{array}{r} x \\ (X) \end{array}$ | $\leftarrow$ | $\begin{aligned} & \mathrm{X}-1, \\ & \mathrm{Rr} \end{aligned}$ | None | $2^{(1)}$ |
| ST | Y, Rr | Store Indirect | (Y) | $\leftarrow$ | Rr | None | $1{ }^{(1)}$ |
| ST | Y+, Rr | Store Indirect and Post-Increment | $\begin{gathered} (Y) \\ Y \end{gathered}$ | $\leftarrow$ | $\begin{aligned} & \mathrm{Rr}, \\ & \mathrm{Y}+1 \end{aligned}$ | None | $1{ }^{(1)}$ |
| ST | -Y, Rr | Store Indirect and Pre-Decrement | $\begin{gathered} Y \\ (Y) \end{gathered}$ | $\leftarrow$ | $\begin{aligned} & \mathrm{Y}-1, \\ & \mathrm{Rr} \end{aligned}$ | None | $2^{(1)}$ |
| STD | Y +q, Rr | Store Indirect with Displacement | $(Y+q)$ | $\leftarrow$ | Rr | None | $2^{(1)}$ |
| ST | Z, Rr | Store Indirect | (Z) | $\leftarrow$ | Rr | None | $1{ }^{(1)}$ |
| ST | Z+, Rr | Store Indirect and Post-Increment | $\begin{array}{r} (Z) \\ Z \end{array}$ | $\leftarrow$ | $\begin{aligned} & \mathrm{Rr} \\ & \mathrm{Z}+1 \end{aligned}$ | None | $1{ }^{(1)}$ |
| ST | -Z, Rr | Store Indirect and Pre-Decrement | Z | $\leftarrow$ | Z-1 | None | $2^{(1)}$ |
| STD | $\mathrm{Z}+\mathrm{q}, \mathrm{Rr}$ | Store Indirect with Displacement | $(Z+q)$ | $\leftarrow$ | Rr | None | $2^{(1)}$ |
| LPM |  | Load Program Memory | R0 | $\leftarrow$ | (Z) | None | 3 |
| LPM | Rd, Z | Load Program Memory | Rd | $\leftarrow$ | (Z) | None | 3 |
| LPM | Rd, Z+ | Load Program Memory and Post-Increment | $\begin{array}{r} \mathrm{Rd} \\ \mathrm{Z} \end{array}$ | $\leftarrow$ | $\begin{aligned} & (Z), \\ & Z+1 \end{aligned}$ | None | 3 |
| ELPM |  | Extended Load Program Memory | R0 | $\leftarrow$ | (RAMPZ:Z) | None | 3 |


| Mnemonics | Operands | Description | Operation |  |  | Flags | \#Clocks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ELPM | Rd, Z | Extended Load Program Memory | Rd | $\leftarrow$ | (RAMPZ:Z) | None | 3 |
| ELPM | Rd, $\mathrm{Z}+$ | Extended Load Program Memory and PostIncrement | $\begin{array}{r} \mathrm{Rd} \\ \mathrm{Z} \end{array}$ | $\leftarrow$ | $\begin{aligned} & \text { (RAMPZ:Z), } \\ & Z+1 \end{aligned}$ | None | 3 |
| SPM |  | Store Program Memory | (RAMPZ:Z) | $\leftarrow$ | R1:R0 | None | - |
| SPM | Z+ | Store Program Memory and Post-Increment by 2 | (RAMPZ:Z) | $\leftarrow$ | $\begin{aligned} & \text { R1:RO, } \\ & \text { Z + } 2, \end{aligned}$ | None | - |
| IN | Rd, A | In From I/O Location | Rd | $\leftarrow$ | 1/O(A) | None | 1 |
| OUT | A, Rr | Out To I/O Location | I/O(A) | $\leftarrow$ | Rr | None | 1 |
| PUSH | Rr | Push Register on Stack | STACK | $\leftarrow$ | Rr | None | $1{ }^{(1)}$ |
| POP | Rd | Pop Register from Stack | Rd | $\leftarrow$ | STACK | None | $2^{(1)}$ |
| XCH | Z, Rd | Exchange RAM location | $\begin{array}{r} \text { Temp } \\ \text { Rd } \\ \text { (Z) } \end{array}$ | $\leftarrow$ | Rd, <br> (Z), <br> Temp | None | 2 |
| LAS | Z, Rd | Load and Set RAM location | $\begin{array}{r} \text { Temp } \\ \text { Rd } \\ \text { (Z) } \end{array}$ | $\leftarrow$ | $\begin{aligned} & \text { Rd, } \\ & \text { (Z), } \\ & \text { Temp v (Z) } \end{aligned}$ | None | 2 |
| LAC | Z, Rd | Load and Clear RAM location | $\begin{array}{r} \text { Temp } \\ \text { Rd } \\ \text { (Z) } \end{array}$ | $\leftarrow$ | Rd, <br> (Z), <br> (\$FFh - Rd) • (Z) | None | 2 |
| LAT | Z, Rd | Load and Toggle RAM location | $\begin{array}{r} \text { Temp } \\ \text { Rd } \end{array}$ (Z) | $\leftarrow$ | Rd, (Z), Temp $\oplus(Z)$ | None | 2 |
| Bit and bit-test instructions |  |  |  |  |  |  |  |
| LSL | Rd | Logical Shift Left | $\begin{array}{r} \mathrm{Rd}(\mathrm{n}+1) \\ \mathrm{Rd}(0) \\ \mathrm{C} \end{array}$ | $\leftarrow$ | $\begin{aligned} & \operatorname{Rd}(\mathrm{n}), \\ & 0, \\ & \operatorname{Rd}(7) \end{aligned}$ | Z,C,N,V,H | 1 |
| LSR | Rd | Logical Shift Right | $\begin{array}{r} \operatorname{Rd}(\mathrm{n}) \\ \mathrm{Rd}(7) \\ \mathrm{C} \end{array}$ | $\leftarrow$ | $\begin{aligned} & \operatorname{Rd}(n+1), \\ & 0, \\ & \operatorname{Rd}(0) \end{aligned}$ | Z,C,N,V | 1 |
| ROL | Rd | Rotate Left Through Carry | $\begin{array}{r} \mathrm{Rd}(0) \\ \mathrm{Rd}(\mathrm{n}+1) \\ \mathrm{C} \end{array}$ | $\stackrel{\leftarrow}{\leftarrow}$ | C, Rd(n), $\mathrm{Rd}(7)$ | Z,C,N,V,H | 1 |
| ROR | Rd | Rotate Right Through Carry | $\begin{array}{r} \operatorname{Rd}(7) \\ \operatorname{Rd}(\mathrm{n}) \\ \mathrm{C} \end{array}$ | $\leftarrow$ | $\begin{aligned} & \mathrm{C}, \\ & \mathrm{Rd}(\mathrm{n}+1), \\ & \mathrm{Rd}(0) \end{aligned}$ | Z,C,N,V | 1 |
| ASR | Rd | Arithmetic Shift Right | Rd(n) | $\leftarrow$ | $\operatorname{Rd}(\mathrm{n}+1), \mathrm{n}=0 . .6$ | Z,C,N,V | 1 |
| SWAP | Rd | Swap Nibbles | $\operatorname{Rd}(3.0)$ | $\leftrightarrow$ | Rd(7..4) | None | 1 |
| BSET | s | Flag Set | SREG(s) | $\leftarrow$ | 1 | SREG(s) | 1 |
| BCLR | s | Flag Clear | SREG(s) | $\leftarrow$ | 0 | SREG(s) | 1 |
| SBI | A, b | Set Bit in I/O Register | //O(A, b) | $\leftarrow$ | 1 | None | 1 |
| CBI | A, b | Clear Bit in I/O Register | //O(A, b) | $\leftarrow$ | 0 | None | 1 |
| BST | Rr, b | Bit Store from Register to T | T | $\leftarrow$ | $\operatorname{Rr}(\mathrm{b})$ | T | 1 |
| BLD | Rd, b | Bit load from T to Register | Rd(b) | $\leftarrow$ | T | None | 1 |
| SEC |  | Set Carry | C | $\leftarrow$ | 1 | C | 1 |
| CLC |  | Clear Carry | c | $\leftarrow$ | 0 | c | 1 |


| Mnemonics | Operands | Description | Operation |  | Flags | \#Clocks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SEN |  | Set Negative Flag | N | $\leftarrow 1$ | N | 1 |
| CLN |  | Clear Negative Flag | N | $\leftarrow 0$ | N | 1 |
| SEZ |  | Set Zero Flag | Z | $\leftarrow 1$ | Z | 1 |
| CLZ |  | Clear Zero Flag | Z | $\leftarrow 0$ | z | 1 |
| SEI |  | Global Interrupt Enable | 1 | $\leftarrow 1$ | I | 1 |
| CLI |  | Global Interrupt Disable | 1 | $\leftarrow 0$ | 1 | 1 |
| SES |  | Set Signed Test Flag | S | $\leftarrow 1$ | S | 1 |
| CLS |  | Clear Signed Test Flag | S | $\leftarrow 0$ | S | 1 |
| SEV |  | Set Two's Complement Overflow | V | $\leftarrow 1$ | V | 1 |
| CLV |  | Clear Two's Complement Overflow | V | $\leftarrow 0$ | V | 1 |
| SET |  | Set T in SREG | T | $\leftarrow 1$ | T | 1 |
| CLT |  | Clear T in SREG | T | $\leftarrow 0$ | T | 1 |
| SEH |  | Set Half Carry Flag in SREG | H | $\leftarrow 1$ | H | 1 |
| CLH |  | Clear Half Carry Flag in SREG | H | $\leftarrow 0$ | H | 1 |
| MCU control instructions |  |  |  |  |  |  |
| BREAK |  | Break | (See specific descr. for BREAK) |  | None | 1 |
| NOP |  | No Operation |  |  | None | 1 |
| SLEEP |  | Sleep | (see specific descr. for Sleep) |  | None | 1 |
| WDR |  | Watchdog Reset | (see specific descr. for WDR) |  | None | 1 |

Notes: 1. Cycle times for Data memory accesses assume internal memory accesses, and are not valid for accesses via the external RAM interface.
2. One extra cycle must be added when accessing Internal SRAM.

## 35. Packaging Information

### 35.1 100A



Notes:

1. This package conforms to JEDEC reference MS-026, Variation AED.
2. Dimensions D1 and E1 do not include mold protrusion. Allowable protrusion is 0.25 mm per side. Dimensions D1 and E1 are maximum plastic body size dimensions including mold mismatch.
3. Lead coplanarity is 0.08 mm maximum.

COMMON DIMENSIONS
(Unit of Measure = mm

| SYMBOL | MIN | NOM | MAX | NOTE |
| :---: | :---: | :---: | :---: | :---: |
| A | - | - | 1.20 |  |
| A1 | 0.05 | - | 0.15 |  |
| A2 | 0.95 | 1.00 | 1.05 |  |
| D | 15.75 | 16.00 | 16.25 |  |
| D1 | 13.90 | 14.00 | 14.10 | Note 2 |
| E | 15.75 | 16.00 | 16.25 |  |
| E1 | 13.90 | 14.00 | 14.10 | Note 2 |
| B | 0.17 | - | 0.27 |  |
| C | 0.09 | - | 0.20 |  |
| L | 0.45 | - | 0.75 |  |
| e | 0.50 TYP |  |  |  |

$\left.\begin{array}{|l|l|c|c|}\hline \text { Atme( Package Drawing Contact: } & \text { TITLE } & \text { DRAWING NO. } & \text { REV. } \\ \text { packagedrawings@atmel.com }\end{array}\right)$
35.2 7A1


Notes: 1. No JEDEC Drawing Reference.
2. Array as seen from the bottom of the package.
3. Dimension A includes stand-off height A1, package body thickness, and lid height, but does not include attached features.
4. Dimension $b$ is measured at the maximum ball diameter, parallel to primary datum $C$.

12/21/2011

|  | TITLE | GPC | DRAWING NO. | REV. |
| :---: | :---: | :---: | :---: | :---: |
| Н世 | 7A, 100 -ball ( $10 \times 10$ array), 0.65 mm pitch, $7 \times 7 \times 1 \mathrm{~mm}$ Very Thin Fine-Pitch Ball Grid Array Package (VFBGA) | CAF | 7 A | B |

## 36. Electrical Characteristics

All typical values are measured at $\mathrm{T}=25^{\circ} \mathrm{C}$ unless other temperature condition is given. All minimum and maximum values are valid across operating temperature and voltage unless other conditions are given.

### 36.1 Absolute Maximum Ratings

Stresses beyond those listed in Table 36-1 on page 69 under may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Table 36-1. Absolute Maximum Ratings

| Symbol | Parameter | Min. | Typ. | Max. | Units |
| :---: | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Power supply voltage | -0.3 |  | 4 | V |
| $\mathrm{I}_{\mathrm{VCC}}$ | Current into a $\mathrm{V}_{\mathrm{CC}}$ pin |  |  | 200 |  |
| $\mathrm{I}_{\mathrm{GND}}$ | Current out of a GND pin |  |  | 200 |  |
| $\mathrm{~V}_{\text {PIN }}$ | Pin voltage with respect to GND and VCC | -0.5 |  | mA |  |
| $\mathrm{I}_{\text {PIN }}$ | I/O pin sink/source current | -25 |  | $\mathrm{~V}_{\mathrm{CC}}+0.5$ | V |
| $\mathrm{~T}_{\mathrm{A}}$ | Storage temperature | -65 |  | 150 | mA |
| $\mathrm{~T}_{\mathrm{j}}$ | Junction temperature |  |  | 150 |  |

### 36.2 General Operating Ratings

The device must operate within the ratings listed in Table 36-2 on page 69 in order for all other electrical characteristics and typical characteristics of the device to be guaranteed and valid.

Table 36-2. General Operating Conditions

| Symbol | Parameter | Min. | Typ. | Max. | Units |
| :---: | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Power supply voltage | 1.60 |  | 3.6 |  |
| $\mathrm{AV}_{\mathrm{CC}}$ | Analog supply voltage | 1.60 |  | 3.6 | V |
| $\mathrm{~T}_{\mathrm{A}}$ | Temperature range | -40 |  | 85 |  |
| $\mathrm{~T}_{\mathrm{j}}$ | Junction temperature | -40 |  | 105 | ${ }^{\circ} \mathrm{C}$ |

Table 36-3. Operating Voltage and Frequency

| Symbol | Parameter | Condition | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{Clk}_{\text {cPu }}$ | CPU clock frequency | $\mathrm{V}_{\mathrm{CC}}=1.6 \mathrm{~V}$ | 0 |  | 12 | MHz |
|  |  | $\mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V}$ | 0 |  | 12 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ | 0 |  | 32 |  |
|  |  | $\mathrm{V}_{\mathrm{cc}}=3.6 \mathrm{~V}$ | 0 |  | 32 |  |

The maximum System clock frequency of the Atmel AVR XMEGA B1 devices is depending on $\mathrm{V}_{\mathrm{cc}}$. As shown in Figure $36-1$ on page 70 the frequency vs. $\mathrm{V}_{\mathrm{CC}}$ curve is linear between $1.8 \mathrm{~V}<\mathrm{V}_{\mathrm{CC}}<2.7 \mathrm{~V}$.

Figure 36-1. Maximum Frequency vs. $\mathrm{V}_{\mathrm{cc}}$


### 36.3 DC Characteristics

Table 36-4. Current Consumption for Active and Sleep Modes



Table 36-5. Current Consumption for Modules and Peripherals


| Symbol | Parameter | Condition ${ }^{(1)}$ | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\mathrm{CC}}$ | AC |  |  | 440 |  | $\mu \mathrm{A}$ |
|  | DMA | 615Kbps between I/O registers and SRAM |  | 115 |  |  |
|  | USART | Rx and Tx enabled, 9600 BAUD |  | 9 |  |  |
|  | Flash memory and EEPROM programming |  |  | 4.4 |  | mA |

Notes: 1. All parameters measured as the difference in current consumption between module enabled and disabled. All data at $\mathrm{V}_{\mathrm{CC}}=3.0 \mathrm{~V}, \mathrm{Clk}$ SYS $=1 \mathrm{MHz}$ External clock without prescaling, $\mathrm{T}=25^{\circ} \mathrm{C}$ unless other conditions are given.
2. LCD configuration: internal voltage generation, 32 Hz low power frame rate, $1 / 3$ bias, clocked by low power 32.768 kHz TOSC.

### 36.4 Wake-up Time from Sleep Modes

Table 36-6. Device Wake-up Time from Sleep Modes with Various System Clock Sources

| Symbol | Parameter | Condition | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {wakeup }}$ | Wake-up time from Idle, Standby, and Extend Standby | External 2MHz clock |  | 2 |  | $\mu \mathrm{s}$ |
|  |  | 32.768 kHz internal oscillator |  | 120 |  |  |
|  |  | 2 MHz internal oscillator |  | 2 |  |  |
|  |  | 32 MHz internal oscillator |  | 0.2 |  |  |
|  | Wake-up time from Power-save and Power-down mode | External 2MHz clock |  | 4.5 |  |  |
|  |  | 32.768 kHz internal oscillator |  | 320 |  |  |
|  |  | 2 MHz internal oscillator |  | 9 |  |  |
|  |  | 32 MHz internal oscillator |  | 5 |  |  |

Note:

1. The wake-up time is the time from the wake-up request is given until the peripheral clock is available on pin, see Figure $36-2$ on page 74 . All peripherals and modules start execution from the first clock cycle, expect the CPU that is halted for four clock cycles before program execution starts.

Figure 36-2. Wake-up Time Definition


### 36.5 I/O Pin Characteristics

The I/O pins complies with the JEDEC LVTTL and LVCSMOS specification and the high- and low-level input and output voltage limits reflect or exceed this specification.

Table 36-7. I/O Pin Characteristics


Notes:

1. The sum of all $\mathrm{I}_{\mathrm{OH}}$ for PORTA and PORTB must not exceed 100 mA .

The sum of all $I_{O H}$ for PORTC, PORTD, PORTE, and PDI must for each port not exceed 200mA.
The sum of all $\mathrm{I}_{\mathrm{OH}}$ for PORTG and PORTM must not exceed 100 mA . The sum of all $\mathrm{I}_{\mathrm{OH}}$ for PORTR must not exceed 100 mA .
2. The sum of all $\mathrm{I}_{\mathrm{OL}}$ for PORTA and PORTB must not exceed 100 mA .

The sum of all $\mathrm{I}_{\mathrm{OL}}$ for PORTC, PORTD, and PORTE must for each port not exceed 200 mA . The sum of all $\mathrm{I}_{\mathrm{OL}}$ for PORTG and PORTM must not exceed 100 mA . The sum of all $I_{\text {OL }}$ PORTR must not exceed 100 mA .
3. From design simulations.

### 36.6 Liquid Crystal Display Characteristics

Table 36-8. Liquid Crystal Display Characteristics

| Symbol | Parameter | Condition | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SEG | Segment terminal pins |  | 0 |  | 40 |  |
| COM | Common terminal pins |  | 0 |  | 4 |  |
| $\mathrm{f}_{\text {Frame }}$ | LCD frame frequency | $\mathrm{F}(\mathrm{Clk} \mathrm{LCD})=32.768 \mathrm{kHz}$ | 31.25 |  | 512 | Hz |
| $\mathrm{C}_{\text {Flying }}$ | Flying capacitor |  |  | 100 |  | nF |
| Contrast | Contrast adjustment |  | -0.5 | 0 | 0.5 | V |
| $V_{\text {LCD }}$ | LCD regulated voltages | $C_{\text {Flying }}=0.1 \mu \mathrm{~F}$ <br> $0.1 \mu \mathrm{~F}$ on $\mathrm{V}_{\mathrm{LCD}}$, BIAS2 and BIAS1 pins |  | 3 |  | V |
| BIAS2 |  |  |  | 2* $\mathrm{V}_{\text {LCD }} / 3$ |  |  |
| BIAS1 |  |  |  | $\mathrm{V}_{\text {LCD }} / 3$ |  |  |
| $\mathrm{R}_{\text {Com }}$ | Common output impedance | COMO to $\mathrm{COM3}^{(1)}$ | 0.25 | 0.5 | 1 | k $\Omega$ |
| $\mathrm{R}_{\text {SEG }}$ | Segment output impedance | SEG0 to SEG39 ${ }^{(1)}$ | 2 | 4 | 8 |  |

Notes: 1. Applies to Static and $1 / 3$ bias.

### 36.7 ADC Characteristics

Table 36-9. Power Supply, Reference, and Input Range

| Symbol | Parameter | Condition | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{AV}_{\text {cc }}$ | Analog supply voltage |  | $\mathrm{V}_{\mathrm{CC}}-0.3$ |  | $\mathrm{V}_{\mathrm{CC}}+0.3$ | V |
| $V_{\text {REF }}$ | Reference voltage |  | 1 |  | $\mathrm{AV}_{\mathrm{CC}}-0.6$ |  |
| $\mathrm{R}_{\text {in }}$ | Input resistance | Switched |  |  | 4.5 | $\mathrm{k} \Omega$ |
| $\mathrm{C}_{\text {in }}$ | Input capacitance | Switched |  |  | 5 | pF |
| $\mathrm{R}_{\text {AREF }}$ | Reference input resistance | (leakage only) |  | >10 |  | $\mathrm{M} \Omega$ |
| $\mathrm{C}_{\text {AREF }}$ | Reference input capacitance | Static load |  | 7 |  | pF |
| Vin | Input range |  | 0 |  | $V_{\text {REF }}$ | V |
| Vin | Conversion range | Differential mode, Vinp - Vinn | $0.95^{*} V_{\text {REF }}$ |  | $0.95 * \mathrm{~V}_{\text {REF }}$ |  |
| Vin | Conversion range | Single ended unsigned mode, Vinp | $0.05 * V_{\text {REF }}$ |  | 0.95* $\mathrm{V}_{\text {REF }}$ |  |

Table 36-10. Clock and Timing

| Symbol | Parameter | Condition | Min. | Typ. | Max. | Units |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| Clk $_{\text {ADC }}$ | ADC clock frequency | Maximum is $1 / 4$ of peripheral clock <br> frequency | 100 |  | 1800 |  |
|  |  | Measuring internal signals |  | 125 |  |  |
| $\mathrm{f}_{\text {CIkADC }}$ | Sample rate |  | 16 |  | 300 | ksps |


| Symbol | Parameter | Condition | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{f}_{\text {ADC }}$ | Sample rate | Current limitation (CURRLIMIT) off | 16 |  | 300 | ksps |
|  |  | CURRLIMIT = LOW |  |  | 250 |  |
|  |  | CURRLIMIT $=$ MEDIUM |  |  | 150 |  |
|  |  | CURRLIMIT $=$ HIGH |  |  | 50 |  |
|  | Sampling time | $1 / 2 \mathrm{Clk}_{\text {ADC }}$ cycle | 0.25 |  | 5 | $\mu \mathrm{s}$ |
|  | Conversion time (latency) | $\begin{aligned} & (\text { RES }+2) / 2+(G A I N!=0) \\ & \text { RES (Resolution) }=8 \text { or } 12 \end{aligned}$ | 6 |  | 10 |  |
|  | Start-up time | ADC clock cycles |  | 12 | 24 | $\mathrm{Clk}_{\text {ADC }}$ cycles |
|  | ADC settling time | After changing reference or input mode |  | 7 | 7 |  |

Table 36-11. Accuracy Characteristics

| Symbol | Parameter | Condition ${ }^{(2)}$ |  | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RES | Resolution | 12-bit resolution | Differential | 8 | 12 | 12 | Bits |
|  |  |  | Single ended signed | 7 | 11 | 11 |  |
|  |  |  | Single ended unsigned | 8 | 12 | 12 |  |
| $\mathrm{INL}^{(1)}$ | Integral non-linearity | Differential mode | $16 \mathrm{kSPS}, \mathrm{V}_{\text {REF }}=3 \mathrm{~V}$ |  | 1 |  | LSB |
|  |  |  | $16 \mathrm{kSPS}, \mathrm{V}_{\text {REF }}=1 \mathrm{~V}$ |  | 2 |  |  |
|  |  |  | $300 \mathrm{kSPS}, \mathrm{V}_{\text {REF }}=3 \mathrm{~V}$ |  | 1 |  |  |
|  |  |  | $300 \mathrm{kSPS}, \mathrm{V}_{\text {REF }}=1 \mathrm{~V}$ |  | 2 |  |  |
|  |  | Single ended unsigned mode | $16 \mathrm{kSPS}, \mathrm{V}_{\text {REF }}=3.0 \mathrm{~V}$ |  | 1 | 1.5 |  |
|  |  |  | $16 \mathrm{kSPS}, \mathrm{V}_{\text {REF }}=1.0 \mathrm{~V}$ |  | 2 | 3 |  |
| DNL ${ }^{(1)}$ | Differential non-linearity | Differential mode | $16 \mathrm{kSPS}, \mathrm{V}_{\text {REF }}=3 \mathrm{~V}$ |  | 1 |  | LSB |
|  |  |  | $16 \mathrm{kSPS}, \mathrm{V}_{\text {REF }}=1 \mathrm{~V}$ |  | 2 |  |  |
|  |  |  | $300 \mathrm{kSPS}, \mathrm{V}_{\text {REF }}=3 \mathrm{~V}$ |  | 1 |  |  |
|  |  |  | $300 \mathrm{kSPS}, \mathrm{V}_{\text {REF }}=1 \mathrm{~V}$ |  | 2 |  |  |
|  |  | Single ended unsigned mode | $16 \mathrm{kSPS}, \mathrm{V}_{\text {REF }}=3.0 \mathrm{~V}$ |  | 1 | 1.5 |  |
|  |  |  | $16 \mathrm{kSPS}, \mathrm{V}_{\mathrm{REF}}=1.0 \mathrm{~V}$ |  | 2 | 3 |  |
|  | Offset error | Differential mode |  |  |  | 8 | mV |
|  |  |  | Temperature drift |  |  | 0.01 | mV/K |
|  |  |  | Operating voltage drift |  | 0.25 |  | $\mathrm{mV} / \mathrm{V}$ |


| Symbol | Parameter | Condition ${ }^{(2)}$ |  | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Gain error | Differential mode | External reference |  | -5 |  | mV |
|  |  |  | $\mathrm{AV}_{\mathrm{CC}} / 1.6$ |  | -5 |  |  |
|  |  |  | $\mathrm{AV}_{\mathrm{CC}} / 2.0$ |  | -6 |  |  |
|  |  |  | Bandgap |  | $\pm 10$ |  |  |
|  |  |  | Temperature drift |  | 0.02 |  | $\mathrm{mV} / \mathrm{K}$ |
|  |  |  | Operating voltage drift |  | 2 |  | $\mathrm{mV} / \mathrm{V}$ |
|  | Gain error | Single ended unsigned mode | External reference |  | -8 |  | mV |
|  |  |  | $\mathrm{AV}_{\mathrm{CC}} / 1.6$ |  | -8 |  |  |
|  |  |  | $\mathrm{AV}_{\mathrm{CC}} / 2.0$ |  | -8 |  |  |
|  |  |  | Bandgap |  | $\pm 10$ |  |  |
|  |  |  | Temperature drift |  | 0.03 |  | mV/K |
|  |  |  | Operating voltage drift |  | 2 |  | $\mathrm{mV} / \mathrm{V}$ |

Notes: 1. Maximum numbers are based on characterisation and not tested in production, and valid for $10 \%$ to $90 \%$ input voltage range.
2. Unless otherwise noted all linearity, offset and gain error numbers are valid under the condition that external $\mathrm{V}_{\text {REF }}$ is used.

Table 36-12. Gain Stage Characteristics

| Symbol | Parameter | Condition | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{R}_{\text {in }}$ | Input resistance | Switched in normal mode |  | 4.0 |  | $\mathrm{k} \Omega$ |
| $\mathrm{C}_{\text {sample }}$ | Input capacitance | Switched in normal mode |  | 4.4 |  | pF |
|  | Signal range | Gain stage output | 0 |  | $\mathrm{AV}_{\mathrm{CC}}-0.3$ | V |
|  | Propagation delay | ADC conversion rate |  | 1 |  | $\mathrm{Clk}_{\text {ADC }}$ cycles |
|  | Clock rate | Same as ADC | 100 |  | 1800 | kHz |
|  | Gain error | $0.5 x$ gain, normal mode |  | -1 |  | \% |
|  |  | 1x gain, normal mode |  | -1 |  |  |
|  |  | $8 x$ gain, normal mode |  | -1 |  |  |
|  |  | 64x gain, normal mode |  | 10 |  |  |
|  | Offset error, input referred | $0.5 x$ gain, normal mode |  | 10 |  | mV |
|  |  | 1x gain, normal mode |  | 10 |  |  |
|  |  | $8 x$ gain, normal mode |  | -20 |  |  |
|  |  | 64x gain, normal mode |  | -150 |  |  |

### 36.8 Analog Comparator Characteristics

Table 36-13. Analog Comparator Characteristics

| Symbol | Parameter | Condition | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {off }}$ | Input offset voltage |  |  | 10 |  | mV |
| $\mathrm{I}_{\mathrm{k}}$ | Input leakage current |  |  | <10 | 50 | nA |
|  | Input voltage range |  | 0.1 |  | $\mathrm{AV}_{\mathrm{cc}}{ }^{-} 0.1$ | V |
|  | AC startup time |  |  | 50 |  | $\mu \mathrm{s}$ |
| $V_{\text {hys1 }}$ | Hysteresis, none | $\mathrm{V}_{\mathrm{CC}}=1.6 \mathrm{~V}-3.6 \mathrm{~V}$ |  | 0 |  | mV |
| $V_{\text {hys2 }}$ | Hysteresis, small | $\mathrm{V}_{\mathrm{CC}}=1.6 \mathrm{~V}-3.6 \mathrm{~V}$ |  | 12 |  |  |
| $\mathrm{V}_{\text {hys3 }}$ | Hysteresis, large | $\mathrm{V}_{\mathrm{CC}}=1.6 \mathrm{~V}-3.6 \mathrm{~V}$ |  | 28 |  |  |
| $\mathrm{t}_{\text {delay }}$ | Propagation delay | $\mathrm{V}_{\mathrm{CC}}=3.0 \mathrm{~V}, \mathrm{~T}=85^{\circ} \mathrm{C}$ |  | 22 | 30 | ns |
|  |  | $\mathrm{V}_{\mathrm{CC}}=1.6 \mathrm{~V}-3.6 \mathrm{~V}$ |  | 21 | 40 |  |
|  | 64-Level Voltage Scaler Integral nonlinearity (INL) |  |  | 0.3 | 0.5 | LSB |
|  | Current source accuracy after calibration |  |  | 5 |  | \% |
|  | Current source calibration range | Single mode | 4 |  | 6 | $\mu \mathrm{A}$ |
|  | Current source calibration range | Double mode | 8 |  | 12 |  |

### 36.9 Bandgap and Internal 1.0V Reference Characteristics

Table 36-14. Bandgap and Internal 1.0V Reference Characteristics

| Symbol | Parameter | Condition | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Startup time | As reference for ADC | $1 \mathrm{Clk}_{\text {PER }}+2.5 \mu \mathrm{~s}$ |  |  | $\mu \mathrm{s}$ |
|  |  | As input voltage to ADC and AC |  | 1.5 |  |  |
|  | Bandgap voltage |  |  | 1.1 |  | V |
| INT1V | Internal 1.00V reference for ADC | $\mathrm{T}=85^{\circ} \mathrm{C}$, after calibration | 0.99 | 1 | 1.01 |  |
|  | Variation over voltage and temperature | Calibrated at $\mathrm{T}=85^{\circ} \mathrm{C}$ |  | 2.25 |  | \% |

### 36.10 Brownout Detection Characteristics

Table 36-15. Brownout Detection Characteristics ${ }^{(1)}$

| Symbol | Parameter | Condition | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | BOD level 0 falling $\mathrm{V}_{\mathrm{cc}}$ | $\mathrm{T}=85^{\circ} \mathrm{C}$, calibrated | 1.5 | 1.6 | 1.72 | V |
|  | BOD level 1 falling $\mathrm{V}_{\mathrm{cc}}$ |  |  | 1.8 |  |  |
|  | BOD level 2 falling $\mathrm{V}_{\mathrm{Cc}}$ |  |  | 2.0 |  |  |
|  | BOD level 3 falling $\mathrm{V}_{\mathrm{Cc}}$ |  |  | 2.2 |  |  |
|  | BOD level 4 falling $\mathrm{V}_{\mathrm{cc}}$ |  |  | 2.4 |  |  |
|  | BOD level 5 falling $\mathrm{V}_{\mathrm{cc}}$ |  |  | 2.6 |  |  |
|  | BOD level 6 falling $\mathrm{V}_{\mathrm{CC}}$ |  |  | 2.8 |  |  |
|  | BOD level 7 falling $\mathrm{V}_{\mathrm{Cc}}$ |  |  | 3.0 |  |  |
| $\mathrm{t}_{\text {BOD }}$ | Detection time | Continuous mode |  | 0.4 |  | $\mu \mathrm{s}$ |
|  |  | Sampled mode |  | 1000 |  |  |
| $\mathrm{V}_{\text {HYST }}$ | Hysteresis |  |  | 1.6 |  | \% |

Note: 1. $\quad \mathrm{BOD}$ is calibrated at $85^{\circ} \mathrm{C}$ within BOD level 0 values, and $B O D$ level 0 is the default level.

### 36.11 External Reset Characteristics

Table 36-16. External Reset Characteristics

| Symbol | Parameter | Condition | Min. | Typ. | Max. | Units |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{EXT}}$ | Minimum reset pulse width |  |  | 90 | 1000 | ns |
| $\mathrm{~V}_{\mathrm{RST}}$ | Reset threshold voltage | $\mathrm{V}_{\mathrm{CC}}=2.7-3.6 \mathrm{~V}$ | $0.50 * \mathrm{~V}_{\mathrm{CC}}$ |  |  |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=1.6-2.7 \mathrm{~V}$ | $0.40 * \mathrm{~V}_{\mathrm{CC}}$ |  | V |  |

### 36.12 Power-on Reset Characteristics

Table 36-17. Power-on Reset Characteristics

| Symbol | Parameter | Condition | Min. | Typ. | Max. | Units |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {POT- }}{ }^{(1)}$ | POR threshold voltage falling $\mathrm{V}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}$ falls faster than 1V/ms | 0.4 | 1.0 |  |  |
|  |  | $\mathrm{~V}_{\mathrm{CC}}$ falls at 1V/ms or slower | 0.8 | 1.3 |  |  |
| $\mathrm{~V}_{\text {POT+ }}$ | POR threshold voltage rising $\mathrm{V}_{\mathrm{CC}}$ |  |  | 1.3 | 1.59 | V |

Note: 1. Both $\mathrm{V}_{\text {РOT- }}$ values are only valid when $B O D$ is disabled. When $B O D$ is enabled the $\mu B O D$ is enabled, and $V_{\text {POT. }}=V_{\text {POT+ }}$.

### 36.13 Flash and EEPROM Memory Characteristics

Table 36-18. Endurance and Data Retention

| Symbol | Parameter | Condition |  | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Flash | Write/erase cycles | $25^{\circ} \mathrm{C}$ | 10K |  |  | Cycle |
|  |  |  | $85^{\circ} \mathrm{C}$ | 10K |  |  |  |
|  |  | Data retention | $25^{\circ} \mathrm{C}$ | 100 |  |  | Year |
|  |  |  | $55^{\circ} \mathrm{C}$ | 25 |  |  |  |
|  | EEPROM | Write/erase cycles | $25^{\circ} \mathrm{C}$ | 100K |  |  | Cycle |
|  |  |  | $85^{\circ} \mathrm{C}$ | 100K |  |  |  |
|  |  | Data retention | $25^{\circ} \mathrm{C}$ | 100 |  |  | Year |
|  |  |  | $55^{\circ} \mathrm{C}$ | 25 |  |  |  |

Table 36-19. Programming Time

| Symbol | Parameter | Condition | Min. | Typ. ${ }^{(1)}$ | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Chip Erase | 128KB flash, EEPROM ${ }^{(2)}$ |  | 75 |  | ms |
|  |  | 64KB flash, EEPROM ${ }^{(2)}$ |  | 55 |  |  |
|  | Flash | Page Erase |  | 4 |  | ms |
|  |  | Page Write |  | 4 |  |  |
|  |  | Page Write Automatic Page Erase and Write |  | 8 |  |  |
|  | EEPROM | Page Erase |  | 4 |  | ms |
|  |  | Page Write |  | 4 |  |  |
|  |  | Page Write Automatic Page Erase and Write |  | 8 |  |  |

Notes: 1. Programming is timed from the 2 MHz internal oscillator.
2. EEPROM is not erased if the EESAVE fuse is programmed.

### 36.14 Clock and Oscillator Characteristics

### 36.14.1 Calibrated 32.768 kHz Internal Oscillator Characteristics

Table 36-20. Calibrated $\mathbf{3 2 . 7 6 8 k H z}$ Internal Oscillator Characteristics

| Symbol | Parameter | Condition | Min. | Typ. | Max. |
| :--- | :--- | :--- | :---: | :---: | :---: |
|  | Frequency |  |  | 32.768 |  |
|  | Factory calibrated accuracy | $\mathrm{T}=85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=3.0 \mathrm{~V}$ | -0.5 |  | kHz |
|  | User calibration accuracy |  | -0.5 |  | $\%$ |
|  |  |  | 0.5 | $\%$ |  |

### 36.14.2 Calibrated 2MHz RC Internal Oscillator Characteristics

Table 36-21. Calibrated 2MHz Internal Oscillator Characteristics

| Symbol | Parameter | Condition | Min. | Typ. | Max. | Units |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
|  | Frequency range | DFLL can tune to this frequency over <br> voltage and temperature | 1.8 |  | 2.2 | MHz |
|  | Factory calibrated frequency |  |  | 2.0 |  | MHz |
|  | Factory calibration accuracy | $\mathrm{T}=85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=3.0 \mathrm{~V}$ | -1.5 |  | 1.5 | $\%$ |
|  | User calibration accuracy |  | -0.2 |  | 0.2 | $\%$ |
|  | DFLL calibration step size |  |  | 0.22 |  | $\%$ |

36.14.3 Calibrated and tunable 32MHz Internal Oscillator Characteristics

Table 36-22. Calibrated 32MHz Internal Oscillator Characteristics

| Symbol | Parameter | Condition | Min. | Typ. | Max. | Units |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
|  | Frequency range | DFLL can tune to this frequency over <br> voltage and temperature | 30 |  | 35 | MHz |
|  | Factory calibrated frequency |  |  | 32 |  | MHz |
|  | Factory calibration accuracy | $\mathrm{T}=85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=3.0 \mathrm{~V}$ | -1.5 |  | 1.5 | $\%$ |
|  | User calibration accuracy |  | -0.2 |  | 0.2 | $\%$ |
|  | DFLL calibration step size |  |  | 0.23 |  | $\%$ |

### 36.14.4 32kHz Internal ULP Oscillator Characteristics

Table 36-23. 32kHz Internal ULP Oscillator Characteristics

| Symbol | Parameter | Condition | Min. | Typ. | Max. |
| :---: | :--- | :---: | :---: | :---: | :---: |
|  | Factory calibrated frequency |  |  | 32 |  |
|  | Factory calibration accuracy | $\mathrm{T}=85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=3.0 \mathrm{~V}$ | -12 |  | kHz |
|  |  |  |  | 12 | $\%$ |

### 36.14.5 Phase Locked Loop (PLL) Characteristics

Table 36-24. Internal PLL Characteristics

| Symbol | Parameter | Condition | Min. | Typ. | Max. | Units |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{f}_{\mathrm{IN}}$ | Input Frequency | Output frequency must be within $\mathrm{f}_{\mathrm{OUT}}$ | 0.4 |  | 64 | MHz |
| $\mathrm{f}_{\text {OUT }}$ | Output frequency ${ }^{(1)}$ | $\mathrm{V}_{\mathrm{CC}}=1.6-1.8 \mathrm{~V}$ | 20 |  | 48 |  |
|  | $\mathrm{~V}_{\mathrm{CC}}=2.7-3.6 \mathrm{~V}$ | 20 |  | 128 | MHz |  |
|  | Start-up time |  |  | 23 | 100 | $\mu \mathrm{~s}$ |
|  | re-lock time |  |  | 20 | 50 | $\mu \mathrm{~S}$ |

Note: $\quad$ 1. The maximum output frequency vs. supply voltage is linear between 1.8 V and 2.7 V , and can never be higher than four times the maximum CPU frequency.

### 36.14.6 External Clock Characteristics

Figure 36-3. External Clock Drive Waveform


Table 36-25. External Clock used as System Clock without Prescaling

| Symbol | Parameter | Condition | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $1 / \mathrm{t}_{\mathrm{CK}}$ | Clock frequency ${ }^{(1)}$ | $\mathrm{V}_{\mathrm{CC}}=1.6-1.8 \mathrm{~V}$ | 0 |  | 12 | MHz |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7-3.6 \mathrm{~V}$ | 0 |  | 32 |  |
| $\mathrm{t}_{\mathrm{CK}}$ | Clock period | $\mathrm{V}_{\mathrm{CC}}=1.6-1.8 \mathrm{~V}$ | 83.3 |  |  | ns |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7-3.6 \mathrm{~V}$ | 31.5 |  |  |  |
| $\mathrm{t}_{\mathrm{CH}}$ | Clock high time | $\mathrm{V}_{\mathrm{CC}}=1.6-1.8 \mathrm{~V}$ | 30.0 |  |  |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7-3.6 \mathrm{~V}$ | 12.5 |  |  |  |
| $\mathrm{t}_{\mathrm{CL}}$ | Clock low time | $\mathrm{V}_{\mathrm{CC}}=1.6-1.8 \mathrm{~V}$ | 30.0 |  |  |  |
|  |  | $\mathrm{V}_{\mathrm{cc}}=2.7-3.6 \mathrm{~V}$ | 12.5 |  |  |  |
| $\mathrm{t}_{\mathrm{CR}}$ | Rise time (for maximum frequency) | $\mathrm{V}_{\mathrm{CC}}=1.6-1.8 \mathrm{~V}$ |  |  | 10 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7-3.6 \mathrm{~V}$ |  |  | 3 |  |
| $\mathrm{t}_{\mathrm{CF}}$ | Fall time (for maximum frequency) | $\mathrm{V}_{\mathrm{CC}}=1.6-1.8 \mathrm{~V}$ |  |  | 10 |  |
|  |  | $\mathrm{V}_{\mathrm{cc}}=2.7-3.6 \mathrm{~V}$ |  |  | 3 |  |
| $\Delta \mathrm{t}_{\text {CK }}$ | Change in period from one clock cycle to the next |  |  |  | 10 | \% |



Table 36-26. External Clock with Prescaler ${ }^{(1)}$ for System Clock

| Symbol | Parameter | Condition | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $1 / \mathrm{t}_{\mathrm{CK}}$ | Clock frequency ${ }^{(2)}$ | $\mathrm{V}_{\mathrm{CC}}=1.6-1.8 \mathrm{~V}$ | 0 |  | 90 | MHz |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7-3.6 \mathrm{~V}$ | 0 |  | 142 |  |
| $\mathrm{t}_{\mathrm{CK}}$ | Clock period | $\mathrm{V}_{\mathrm{CC}}=1.6-1.8 \mathrm{~V}$ | 11 |  |  | ns |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7-3.6 \mathrm{~V}$ | 7 |  |  |  |
| $\mathrm{t}_{\mathrm{CH}}$ | Clock high time | $\mathrm{V}_{\mathrm{CC}}=1.6-1.8 \mathrm{~V}$ | 4.5 |  |  |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7-3.6 \mathrm{~V}$ | 2.4 |  |  |  |
| $\mathrm{t}_{\mathrm{CL}}$ | Clock low time | $\mathrm{V}_{\mathrm{CC}}=1.6-1.8 \mathrm{~V}$ | 4.5 |  |  |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7-3.6 \mathrm{~V}$ | 2.4 |  |  |  |
| $t_{\text {cR }}$ | Rise time (for maximum frequency) | $\mathrm{V}_{\mathrm{CC}}=1.6-1.8 \mathrm{~V}$ |  |  | 1.5 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7-3.6 \mathrm{~V}$ |  |  | 1.0 |  |
| $\mathrm{t}_{\mathrm{CF}}$ | Fall time (for maximum frequency) | $\mathrm{V}_{\mathrm{CC}}=1.6-1.8 \mathrm{~V}$ |  |  | 1.5 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7-3.6 \mathrm{~V}$ |  |  | 1.0 |  |
| $\Delta \mathrm{t}_{\mathrm{CK}}$ | Change in period from one clock cycle to the next |  |  |  | 10 | \% |

Notes: 1. System Clock Prescalers must be set so that maximum CPU clock frequency for device is not exceeded.
2. The maximum frequency vs. supply voltage is linear between 1.8 V and 2.7 V , and the same applies for all other parameters with supply voltage conditions.

### 36.14.7 External 16MHz Crystal Oscillator and XOSC Characteristics

Table 36-27. External 16MHz Crystal Oscillator and XOSC Characteristics


| Symbol | Parameter | Condition |  | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{R}_{\mathrm{Q}}$ | Negative impedance ${ }^{(1)}$ | $\begin{aligned} & \text { XOSCPWR=0, } \\ & \text { FRQRANGE=0 } \end{aligned}$ | 0.4 MHz resonator, $\mathrm{CL}=100 \mathrm{pF}$ |  | 44k |  | $\Omega$ |
|  |  |  | 1 MHz crystal, $\mathrm{CL}=20 \mathrm{pF}$ |  | 67k |  |  |
|  |  |  | 2 MHz crystal, CL=20pF |  | 67k |  |  |
|  |  | $\begin{aligned} & \text { XOSCPWR=0, } \\ & \text { FRQRANGE=1, } \\ & \text { CL=20pF } \end{aligned}$ | 2 MHz crystal |  | 82k |  |  |
|  |  |  | 8 MHz crystal |  | 1500 |  |  |
|  |  |  | 9MHz crystal |  | 1500 |  |  |
|  |  | $\begin{aligned} & \text { XOSCPWR=0, } \\ & \text { FRQRANGE=2, } \\ & \text { CL=20pF } \end{aligned}$ | 8MHz crystal |  | 2700 |  |  |
|  |  |  | 9MHz crystal |  | 2700 |  |  |
|  |  |  | 12MHz crystal |  | 1000 |  |  |
|  |  | $\begin{aligned} & \text { XOSCPWR=0, } \\ & \text { FRQRANGE=3, } \\ & \text { CL=20pF } \end{aligned}$ | 9MHz crystal |  | 3600 |  |  |
|  |  |  | 12MHz crystal |  | 1300 |  |  |
|  |  |  | 16MHz crystal |  | 590 |  |  |
|  |  | $\begin{aligned} & \text { XOSCPWR=1, } \\ & \text { FRQRANGE=0, } \\ & \text { CL=20pF } \end{aligned}$ | 9 MHz crystal |  | 390 |  |  |
|  |  |  | 12MHz crystal |  | 50 |  |  |
|  |  |  | 16MHz crystal |  | 10 |  |  |
|  |  | XOSCPWR=1, <br> FRQRANGE=1, CL=20pF | 9MHz crystal |  | 1500 |  |  |
|  |  |  | 12MHz crystal |  | 650 |  |  |
|  |  |  | 16MHz crystal |  | 270 |  |  |
|  |  | $\begin{aligned} & \text { XOSCPWR=1, } \\ & \text { FRQRANGE=2, } \\ & \text { CL=20pF } \end{aligned}$ | 12MHz crystal |  | 1000 |  |  |
|  |  |  | 16MHz crystal |  | 440 |  |  |
|  |  | $\begin{aligned} & \text { XOSCPWR=1, } \\ & \text { FRQRANGE=3, } \\ & \text { CL=20pF } \end{aligned}$ | 12MHz crystal |  | 1300 |  |  |
|  |  |  | 16MHz crystal |  | 590 |  |  |
|  | Start-up time | $\begin{aligned} & \text { XOSCPWR=0, } \\ & \text { FRQRANGE=0 } \end{aligned}$ | 0.4 MHz resonator, $\mathrm{CL}=100 \mathrm{pF}$ |  | 1.0 |  | ms |
|  |  | $\begin{aligned} & \text { XOSCPWR=0, } \\ & \text { FRQRANGE=1 } \end{aligned}$ | 2 MHz crystal, $\mathrm{CL}=20 \mathrm{pF}$ |  | 2.6 |  |  |
|  |  | $\begin{aligned} & \text { XOSCPWR=0, } \\ & \text { FRQRANGE=2 } \end{aligned}$ | 8MHz crystal, CL=20pF |  | 0.8 |  |  |
|  |  | $\begin{aligned} & \text { XOSCPWR=0, } \\ & \text { FRQRANGE=3 } \end{aligned}$ | 12 MHz crystal, CL=20pF |  | 1.0 |  |  |
|  |  | $\begin{aligned} & \text { XOSCPWR=1, } \\ & \text { FRQRANGE=3 } \end{aligned}$ | 16MHz crystal, CL=20pF |  | 1.4 |  |  |
|  | ESR | SF = Safety factor |  |  |  | $\min (R Q) /$ <br> SF | $\mathrm{k} \Omega$ |



### 36.14.8 External 32.768kHz Crystal Oscillator and TOSC Characteristics

Table 36-28. External 32.768kHz Crystal Oscillator and TOSC Characteristics

| Symbol | Parameter | Condition | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ESR/R1 | Recommended crystal equivalent series resistance (ESR) | Crystal load capacitance 6.5pF |  |  | 60 | k $\Omega$ |
|  |  | Crystal load capacitance 9.0pF |  |  | 35 |  |
|  |  | Crystal load capacitance 12.0 pF |  |  | 28 |  |
| $\mathrm{C}_{\text {IN_tosc }}$ | Input capacitance between TOSC pins | Normal mode |  | 3.5 |  | pF |
|  |  | Low power mode |  | 3.5 |  |  |
|  | Recommended safety factor | capacitance load matched to crystal specification | 3 |  |  |  |
|  | Long term Jitter (SIT) |  |  | 0 |  | \% |

Note:

1. See Figure 36-4 for definition.

Figure 36-4. TOSC Input Capacitance


The input capacitance between the TOSC pins is $\mathrm{C}_{\mathrm{L} 1}+\mathrm{C}_{\mathrm{L} 2}$ in series as seen from the crystal when oscillating without external capacitors.

### 36.15 SPI Characteristics

Figure 36-5. SPI Timing Requirements in Master Mode


Figure 36-6. SPI Timing Requirements in Slave Mode


Table 36-29. SPI Timing Characteristics and Requirements
$\left.\begin{array}{|l|l|l|l|l|l|l|}\hline \text { Symbol } & \text { Parameter } & \text { Min. } & \text { Typ. } & \text { Max. } \\ \hline t_{\text {SCK }} & \text { SCK period } & \text { Master } & & \text { (See Table 21-4 in } \\ \text { XMEGA B Manual) }\end{array}\right)$

### 36.16 Two-wire Interface Characteristics

Table 36-30 describes the requirements for devices connected to the Two-wire Serial Bus. The Atmel AVR XMEGA Twowire Interface meets or exceeds these requirements under the noted conditions. Timing symbols refer to Figure 36-7.

Figure 36-7. Two-wire Interface Bus Timing


Table 36-30. Two-wire Serial Bus Characteristics

| Symbol | Parameter | Condition | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IH}}$ | Input high voltage |  | $0.7 * V_{\text {cc }}$ |  | $\mathrm{V}_{\mathrm{CC}}+0.5$ | V |
| $\mathrm{V}_{\text {IL }}$ | Input low voltage |  | -0.5 |  | $0.3 * V_{\text {cc }}$ |  |
| $\mathrm{V}_{\text {hys }}$ | Hysteresis of Schmitt trigger inputs |  | $0.05 \mathrm{~V}_{\text {cc }}{ }^{(1)}$ |  | 0 |  |
| $\mathrm{V}_{\text {OL }}$ | Output low voltage | 3 mA , sink current | 0 |  | 0.4 |  |
| $\mathrm{t}_{\mathrm{r}}$ | Rise time for both SDA and SCL |  | $20+0.1 C_{b}{ }^{(1)(2)}$ |  | 300 | ns |
| $\mathrm{t}_{\text {of }}$ | Output fall time from $\mathrm{V}_{\text {IHmin }}$ to $\mathrm{V}_{\text {ILmax }}$ | $10 \mathrm{pF}<\mathrm{C}_{\mathrm{b}}<400 \mathrm{pF}^{(2)}$ | $20+0.1 C_{b}{ }^{(1)(2)}$ |  | 250 |  |
| $\mathrm{t}_{\text {SP }}$ | Spikes suppressed by input filter |  | 0 |  | 50 |  |
| 1 | Input current for each I/O pin | $0.1 \mathrm{~V}_{\mathrm{CC}}<\mathrm{V}_{1}<0.9 \mathrm{~V}_{\mathrm{CC}}$ | -10 |  | 10 | $\mu \mathrm{A}$ |
| $\mathrm{C}_{1}$ | Capacitance for each I/O pin |  |  |  | 10 | pF |
| $\mathrm{f}_{\text {SCL }}$ | SCL clock frequency | $\mathrm{f}_{\text {PER }}{ }^{(3)}>\max \left(10 \mathrm{f}_{\text {SCL }}, 250 \mathrm{kHz}\right)$ | 0 |  | 400 | kHz |
| $\mathrm{R}_{\mathrm{P}}$ | Value of pull-up resistor | $\begin{aligned} & \mathrm{f}_{\mathrm{SCL}} \leq 100 \mathrm{kHz} \\ & \mathrm{f}_{\mathrm{SCL}}>100 \mathrm{kHz} \end{aligned}$ | $\frac{V_{C C}-0.4 V}{3 m A}$ | $\frac{100 n s}{C_{b}}$ | $\frac{300 n s}{C_{b}}$ | $\Omega$ |
| $\mathrm{t}_{\mathrm{HD} ; \mathrm{STA}}$ | Hold time (repeated) START condition | $\mathrm{f}_{\text {SCL }} \leq 100 \mathrm{kHz}$ $\mathrm{f}_{\text {SCL }}>100 \mathrm{kHz}$ | 4.0 0.6 |  |  | $\mu \mathrm{s}$ |
| $t_{\text {Low }}$ | Low period of SCL clock | $\mathrm{f}_{\text {SCL }} \leq 100 \mathrm{kHz}$ $\mathrm{f}_{\text {SCL }}>100 \mathrm{kHz}$ | 4.7 1.3 |  |  |  |
| $\mathrm{t}_{\mathrm{HIGH}}$ | High period of SCL clock | $\mathrm{f}_{\text {SCL }} \leq 100 \mathrm{kHz}$ $\mathrm{f}_{\text {SCL }}>100 \mathrm{kHz}$ | 4.0 0.6 |  |  |  |
| $\mathrm{t}_{\text {SU; STA }}$ | Set-up time for a repeated START condition | $\mathrm{f}_{\text {SCL }} \leq 100 \mathrm{kHz}$ $\mathrm{f}_{\text {SCL }}>100 \mathrm{kHz}$ | 4.7 0.6 |  |  |  |
| $\mathrm{t}_{\mathrm{HD} ; \mathrm{DAT}}$ | Data hold time | $\mathrm{f}_{\text {SCL }} \leq 100 \mathrm{kHz}$ $\mathrm{f}_{\text {SCL }}>100 \mathrm{kHz}$ | 0 0 |  | 3.5 0.9 |  |


| Symbol | Parameter | Condition | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {SU;DAT }}$ | Data setup time | $\mathrm{f}_{\text {SCL }} \leq 100 \mathrm{kHz}$ | 250 |  |  | ns |
|  |  | $\mathrm{f}_{\text {SCL }}>100 \mathrm{kHz}$ | 100 |  |  |  |
| $\mathrm{t}_{\text {SU; STO }}$ | Setup time for STOP condition | $\mathrm{f}_{\text {SCL }} \leq 100 \mathrm{kHz}$ | 4.0 |  |  | $\mu \mathrm{s}$ |
|  |  | $\mathrm{f}_{\text {SCL }}>100 \mathrm{kHz}$ | 0.6 |  |  |  |
| $\mathrm{t}_{\text {BUF }}$ | Bus free time between a STOP and START condition | $\mathrm{f}_{\text {SCL }} \leq 100 \mathrm{kHz}$ | 4.7 |  |  |  |
|  |  | $\mathrm{f}_{\mathrm{SCL}}>100 \mathrm{kHz}$ | 1.3 |  |  |  |
| Notes: 1 <br>  2 <br>  3 | Required only for $\mathrm{f}_{\mathrm{SCL}}>100 \mathrm{kHz}$. $\mathrm{C}_{\mathrm{b}}=$ Capacitance of one bus line in pF. $f_{\text {PER }}=$ Peripheral clock frequency. |  |  |  |  |  |

## 37. Typical Characteristics

### 37.1 Current Consumption

### 37.1.1 Active Mode Supply Current

Figure 37-1. Active Supply Current vs. Frequency
$f_{S Y S}=0-1 \mathrm{MHz}$ external clock, $T=25^{\circ} \mathrm{C}$.


Figure 37-2. Active Supply Current vs. Frequency $f_{S Y S}=1-32 \mathrm{MHz}$ external clock, $T=25^{\circ} \mathrm{C}$.


Figure 37-3. Active Mode Supply Current vs. $\mathrm{V}_{\mathrm{Cc}}$ $f_{\text {SYS }}=32.768 \mathrm{kHz}$ internal oscillator.


Figure 37-4. Active Mode Supply Current vs. $\mathrm{V}_{\mathrm{cc}}$
$f_{\text {SYS }}=2 \mathrm{MHz}$ internal oscillator.


Figure 37-5. Active Supply Current vs. $\mathrm{V}_{\mathrm{cc}}$



Temp [ $\left.{ }^{\circ} \mathrm{C}\right]$
$-105$

- 85
$-25$

Figure 37-6. Active Mode Supply Current vs. $\mathrm{V}_{\text {cc }}$
$f_{\text {sYs }}=32 \mathrm{MHz}$ internal oscillator.


### 37.1.2 Idle Mode Supply Current

Figure 37-7. Idle Mode Supply Current vs. Frequency

$$
f_{\text {SYS }}=0-1 \mathrm{MHz} \text { external clock, } T=25^{\circ} \mathrm{C} .
$$



Figure 37-8. Idle Mode Supply Current vs. Frequency
$f_{S Y S}=1-32 \mathrm{MHz}$ external clock, $T=25^{\circ} \mathrm{C}$.


Figure 37-9. Idle Mode Supply Current vs. $\mathrm{V}_{\mathrm{CC}}$ $f_{\text {SYs }}=32.768 \mathrm{kHz}$ internal oscillator.


Figure 37-10.Idle Mode Supply Current vs. $\mathrm{V}_{\text {CC }}$
$f_{\text {SYS }}=2 M H z$ internal oscillator.


Figure 37-11.Idle Mode Supply Current vs. $\mathrm{V}_{\mathrm{cc}}$
$f_{\text {SYS }}=32 \mathrm{MHz}$ internal oscillator prescaled to 8 MHz .


Figure 37-12.Idle Mode Current vs. $\mathrm{V}_{\mathrm{cc}}$


### 37.1.3 Power-down Mode Supply Current

Figure 37-13. Power-down Mode Supply Current vs. Temperature All functions disabled.


Figure 37-14. Power-down Mode Supply Current vs. Temperature Watchdog and sampled BOD enabled.


Figure 37-15. Power-down Mode Supply Current vs. V cc All functions disabled.


Figure 37-16. Power-down Mode Supply Current vs. $\mathrm{V}_{\mathrm{cc}}$
Watchdog and sampled BOD enabled and running from internal ULP oscillator.


### 37.2 I/O Pin Characteristics

### 37.2.1 Pull-up

Figure 37-17. I/O Pin Pull-up Resistor Current vs. Input Voltage $V_{C C}=1.8 \mathrm{~V}$.


Figure 37-18. I/O Pin Pull-up Resistor Current vs. Input Voltage $v_{c c}=3.0 \mathrm{~V}$.


Figure 37-19. I/O Pin Pull-up Resistor Current vs. Pin Voltage
$v_{c C}=3.3 \mathrm{~V}$.


### 37.2.2 Output Voltage vs. Sink/Source Current

Figure 37-20. I/O Pin Output Voltage vs. Source Current
$V_{c c}=1.8 \mathrm{~V}$.


Figure 37-21. I/O Pin Output Voltage vs. Source Current
$v_{c c}=3.0 \mathrm{~V}$.


Figure 37-22. I/O Pin Output Voltage vs. Source Current
$v_{c c}=3.3 \mathrm{~V}$.


Figure 37-23. I/O Pin Output Voltage vs. Sink Current

$$
v_{c c}=1.8 \mathrm{~V}
$$



Figure 37-24. I/O Pin Output Voltage vs. Sink Current
$V_{c c}=3.0 \mathrm{~V}$.


Figure 37-25. I/O Pin Output Voltage vs. Sink Current

$$
v_{c c}=3.3 \mathrm{v}
$$



### 37.2.3 Thresholds and Hysteresis

Figure 37-26. I/O Pin Input Threshold Voltage vs. $\mathrm{V}_{\mathrm{cc}}$
$V_{I H} I / O$ pin read as " 1 ".


Figure 37-27. I/O Pin Input Threshold Voltage vs. $\mathrm{V}_{\mathrm{cc}}$ $V_{I L} / / O$ pin read as " 0 ".


Figure 37-28. I/O Pin Input Hysteresis vs. $\mathrm{V}_{\mathrm{cc}}$.


### 37.3 ADC Characteristics

Figure 37-29. INL Error vs. External $\mathrm{V}_{\text {REF }}$

$$
T=25^{\circ} \mathrm{C}, V_{C C}=3.6 \mathrm{~V}, \text { external reference. }
$$



Figure 37-30. ADC INL vs. $\mathrm{V}_{\text {REF }}$
SE Unsigned mode, $V_{c C}=3.6 \mathrm{~V}$ external reference.


Figure 37-31. ADC DNL vs. $\mathrm{V}_{\text {REF }}$
Differential signed mode, $V_{C C}=3.6 \mathrm{~V}$ external reference.


Figure 37-32. ADC DNL vs. $\mathrm{V}_{\text {REF }}$
SE unsigned mode, $V_{C C}=3.6 \mathrm{~V}$, external reference.


Figure 37-33. ADC Offset vs. $\mathrm{V}_{\mathrm{cc}}$.
SE Unsigned mode, $V_{R E F}=1.0 \mathrm{~V}$, external reference.


Figure 37-34. ADC Offset vs. $\mathrm{V}_{\text {REF }}$.
SE Unsigned mode, $V_{C C}=3.6 \mathrm{~V}$, external reference.


Figure 37-35. ADC Offset vs. $\mathrm{V}_{\text {REF }}$ -
Differential signed mode, $V_{c c}=3.6 \mathrm{~V}$, external reference.


Figure 37-36. ADC Offset vs. $\mathrm{V}_{\mathrm{cc}}$.
Differential signed mode, $V_{R E F}=1.0 \mathrm{~V}$, external reference.


Figure 37-37. ADC Gain Error vs. $\mathrm{V}_{\text {REF }}$ -
Differential signed mode, external reference.


Figure 37-38. ADC Gain Error vs. $\mathrm{V}_{\text {REF }}$. SE Unsigned mode, external reference.


Figure 37-39. ADC Gain Error vs. V ${ }_{\text {cc }}$.
Differential signed mode, external reference.


Figure 37-40. ADC Gain Error vs. $\mathrm{V}_{\mathrm{cc}}$.
SE Unsigned mode, external reference.


Figure 37-41. ADC Gain Error vs. Temperature
Differential signed mode, external reference.


Figure 37-42. ADC Gain Error vs. Temperature
SE Unsigned mode, $V_{C C}=3.6 \mathrm{~V}$, external reference.


### 37.4 Analog Comparator Characteristics

Figure 37-43. Analog Comparator Hysteresis vs. V Cc High-speed mode, small hysteresis.


Figure 37-44. Analog Comparator Hysteresis vs. V cc High-speed mode, large hysteresis.


Figure 37-45. Analog Comparator Propagation Delay vs. $\mathrm{V}_{\mathrm{cc}}$ High speed mode.


Figure 37-46. Analog Comparator Current Consumption vs. $\mathrm{V}_{\mathrm{cc}}$ High-speed mode.


Figure 37-47. Analog Comparator Voltage Scaler vs. SCALEFAC $T=25^{\circ} \mathrm{C}$.


Figure 37-48. Analog Comparator Offset Voltage vs. Common Mode Voltage High-speed mode.


Figure 37-49. Analog Comparator Current Source vs. Calibration $v_{c c}=3.0 \mathrm{~V}$, double mode.


### 37.5 Internal 1.0V Reference Characteristics

Figure 37-50. ADCIDAC Internal 1.0V Reference vs. Temperature


### 37.6 BOD Characteristics

Figure 37-51. BOD Thresholds vs. Temperature $B O D$ level $=1.6 \mathrm{~V}$.


Figure 37-52. BOD Thresholds vs. Temperature $B O D$ level $=2.2 \mathrm{~V}$.


Figure 37-53. BOD Thresholds vs. Temperature $B O D$ level $=3.0 \mathrm{~V}$.


Figure 37-54. BOD Current Consumption vs. $\mathrm{V}_{\mathrm{cc}}$ Continuous mode, $B O D$ level $=1.6 \mathrm{~V}$.


Figure 37-55. BOD Current Consumption vs. $\mathrm{V}_{\mathrm{CC}}$ Sampled mode, BOD level $=1.6 \mathrm{~V}$.


### 37.7 External Reset Characteristics

Figure 37-56. Minimum Reset Pin Pulse Width vs. $\mathrm{V}_{\mathrm{cc}}$


Figure 37-57. Reset Pin Pull-up Resistor Current vs. Reset Pin Voltage
$V_{C C}=1.8 \mathrm{~V}$.


Figure 37-58. Reset Pin Pull-up Resistor Current vs. Reset Pin Voltage $v_{c C}=3.0 \mathrm{~V}$.


Figure 37-59. Reset Pin Pull-up Resistor Current vs. Reset Pin Voltage
$v_{c c}=3.3 \mathrm{~V}$.


Figure 37-60. Reset Pin Input Threshold Voltage vs. $\mathrm{V}_{\mathrm{cc}}$


Figure 37-61. Reset Pin Input Threshold Voltage vs. $\mathrm{V}_{\mathrm{cc}}$ $V_{I L}$-Reset pin read as " 0 ".


### 37.8 Oscillator Characteristics

### 37.8.1 Ultra Low-power Internal Oscillator

Figure 37-62. Ultra Low-power Internal Oscillator Frequency vs. Temperature.


### 37.8.2 32.768kHz Internal Oscillator

Figure 37-63. $\mathbf{3 2 . 7 6 8 k H z}$ Internal Oscillator Frequency vs. Temperature.


Figure 37-64. 32.768kHz Internal Oscillator Calibration Step Size
$T=-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}, V_{C C}=3 V$.


Figure 37-65. 32.768kHz Internal Oscillator Frequency vs. Calibration Value $v_{c C}=3.0 \mathrm{~V}, T=25^{\circ} \mathrm{C}$.


RC32KCAL[7..0]

### 37.8.3 2MHz Internal Oscillator

Figure 37-66. 2MHz Internal Oscillator Frequency vs. Temperature DFLL disabled.


Figure 37-67. 2MHz Internal Oscillator Frequency vs. Temperature DFLL enabled.


Figure 37-68. 2MHz Internal Oscillator CALA Calibration Step Size
$v_{c c}=3 V$.


Figure 37-69. 2MHz Internal Oscillator CALB Calibration Step Size
$V_{c C}=3 V, D F L L$ enabled.


### 37.8.4 32MHz Internal Oscillator

Figure 37-70. 32MHz Internal Oscillator Frequency vs. Temperature DFLL disabled.


Figure 37-71. 32MHz Internal Oscillator Frequency vs. Temperature DFLL enabled, from the 32.768 kHz internal oscillator.


Figure 37-72. 32MHz Internal Oscillator CALA Calibration Step Size $v_{c c}=3.0 \mathrm{~V}$.


Figure 37-73. 32MHz Internal Oscillator CALB Calibration Step Size
$v_{C C}=3.0 \mathrm{~V}, C A L A=$ mid value.


Figure 37-74. 32MHz Internal Oscillator Frequency vs. CALA Calibration Value $v_{c c}=3.0 \mathrm{~V}$.


Figure 37-75. 32MHz Internal Oscillator Frequency vs. CALB Calibration Value $v_{c C}=3.0 \mathrm{~V}$, DFLL enabled.


### 37.8.5 32MHz Internal Oscillator Calibrated to 48 MHz

Figure 37-76. 48MHz Internal Oscillator Frequency vs. Temperature DFLL disabled.


Figure 37-77. 48MHz Internal Oscillator Frequency vs. Temperature DFLL enabled, from the 32.768 kHz internal oscillator.


Figure 37-78. 32MHz Internal Oscillator CALA Calibration Step Size Using 48MHz calibration value from signature row, $V_{c c}=3.0 \mathrm{~V}$.


Figure 37-79. 48MHz Internal Oscillator Frequency vs. CALA Calibration Value $v_{c C}=3.0 \mathrm{~V}$.


### 37.9 PDI Characteristics

Figure 37-80. Maximum PDI Frequency vs. $\mathrm{V}_{\mathrm{cc}}$


### 37.10 LCD Characteristics

Figure 37-81. $\mathrm{I}_{\mathrm{cc}}$ vs. Frame Rate
32 Hz Low Power Frame Rate from 32.768 kHz TOSC, w/ and w/o pixel load, $V_{C C}=1.8 \mathrm{~V}, \mathrm{~T}=25^{\circ} \mathrm{C}$.


Figure 37-82. $I_{c c}$ vs. Frame Rate
32 Hz Low Power Frame Rate from 32.768 kHz TOSC, w/ and w/o pixel load, $V_{C C}=3.0 \mathrm{~V}, \mathrm{~T}=25^{\circ} \mathrm{C}$.


Figure 37-83. $\mathrm{I}_{\mathrm{cc}}$ vs. Frame Rate OpF load.


Figure 37-84. $\mathrm{I}_{\mathrm{cc}}$ vs. Contrast
32 Hz Low Power Frame Rate from 32.768 kHz TOSC, w/o pixel load, $v_{c C}=1.8 \mathrm{~V}$.


Figure 37-85. $\mathrm{I}_{\mathrm{cc}}$ vs. Contrast
32 Hz Low Power Frame Rate from 32.768 kHz TOSC, w/o pixel load, $v_{\text {cC }}=3.0 \mathrm{~V}$.


Figure 37-86. $\mathrm{P}_{\text {SAVE }}$ LCD LP 32Hz vs. Temperature


Figure 37-87. $\mathrm{P}_{\text {SAVE }}$ LCD LP 32Hz vs. Temperature RTC, WDT, BOD sampled.


Figure 37-88. $\mathrm{P}_{\text {SAVE }}$ vs. Temperature RTC, WDT, BOD sampled.


## 38. Errata

### 38.1 ATxmega64B1, ATxmega128B1

### 38.1.1 Rev. C

- Device revision number
- AWeX fault protection restore is not done correct in Pattern Generation Mode

1. Device revision number is unchanged between rev. $B$ and rev. $C$

## 2. AWeX fault protection restore is not done correctly in Pattern Generation Mode

When a fault is detected the OUTOVEN register is cleared, and when fault condition is cleared, OUTOVEN is restored according to the corresponding enabled DTI channels. For Common Waveform Channel Mode (CWCM), this has no effect as the OUTOVEN is correct after restoring from fault. For Pattern Generation Mode (PGM), OUTOVEN should instead have been restored according to the DTILSBUF register.
Problem fix/Workaround
For CWCM no workaround is required.
For PGM in latched mode, disable the DTI channels before returning from the fault condition. Then, set correct OUTOVEN value and enable the DTI channels, before the direction (DIR) register is written to enable the correct outputs again.

For PGM in cycle-by-cycle mode there is no workaround.

### 38.1.2 Rev. B

Not sampled.

### 38.1.3 Rev. A

- Power down consumption
- ADC conversion error when x0.5 gain is used
- Disabling of USART transmitter does not automatically set the TxD pin direction to input


## 1. Power Down consumption

After reset, when system enters in power down or when ADC is disabled, extra power consumption is drawn.
Problem fix/Workaround
Set ADC to a configuration different from differential mode.
2. ADC conversion error when $x 0.5$ gain is used

When the gain is set to $x 0.5$, the conversion result is similar to the gain setting $x 1$.

## Problem fix/Workaround

There is no workaround.
3. Disabling of USART transmitter does not automatically set the TxD pin direction to input

If the USART transmitter is idle with no frames to transmit, setting TXEN to zero will not automatically set the TxD pin direction to input.

## Problem fix/Workaround

The TxD pin direction can be set to input using the Port DIR register. Be advised that setting the Port DIR register to input will be immediate. Ongoing transmissions will be truncated.

## 39. Datasheet Revision History

Note that the referring page numbers in this section are referred to this document. The referring revision in this section are referring to the document revision.

### 39.1 8330H - 12/2014

1. Corrected description for VFBGA pinout in Table 2-1 on page 5.

### 39.2 8330G-11/2014

| 1. | Information for $105^{\circ} \mathrm{C}$ are added. |
| :--- | :--- |
| 2. | Several small changes are made to set up the document according to the new template. |
| 3. | AVDD in Table $32-2$ on page 56 has been corrected to AVCC. |
| 4. | Changed Vcc to AVcc in Section 29. "ADC - 12-bit Analog to Digital Converter" on page 49 and <br> Section 30. "AC - Analog Comparator" on page 51. |
| 5. | Added error information on USART transmitter to Section 38. "Errata" on page 136. |
| 6. | Changed pin names in Table 2-1 on page 5 <br> from VCC1, LVCC1 and LVCC01 to VCC <br> from GND1, LGND1 and LGND01 to GND <br> from D2W_D to PDI_DATA |
| 7. | Changed unit value for parameter tsu;DAT |
| 8. | Corrected description for VFBGA pinout. Pin F2 changed from VCC to GND in Table 2-1 on <br> page 5. |

### 39.3 8330F - 02/2014

|  | Added the correct VFBGA package drawing: <br> - Replaced the package 100C1 (CBGA) by the package 7A1 (VFBGA) |
| :--- | :--- |
| 1. | Updated the package type in "Ordering Information" on page 2 <br> - Updated the title in Figure 2-2 on page 5 and in the Table 2-1 on page 5 |
| 2. | Updated the package type in "Typical Characteristics" on page 91 |

### 39.4 8330E - 06/2013

1. Added pinout for CBGA package option: Figure 2-2 and Table 2-1 on page 5.

### 39.5 8330D - 01/2013

1. Updated "Ordering Information" on page 2: Added -AUR, -CU and -CUR options.
2. Updated "Packaging Information" : Added package drawing for "7A1" on page 68.
3. Updated Table 32-5 on page 57: PDI and RESET pins updated.
4. Updated pin number for PR1 to pin 81 in Table 32-8 on page 59.
5. Updated "External clock with prescaler for system clock" Table 36-26 on page 84.
6. Added ESR parameter to the "External 16MHz crystal oscillator and XOSC characteristics." Table 36-27 on page 84.

### 39.6 8330C - 07/2012

1. Updated the Table 32-4 on page 57. PDI_CLOCK is on pin 16 and PDI_DATA on pin 15.
2. Updated the datasheet using the Atmel new template.
3. Updated "Errata", "Rev. C" on page 136: "JTAG revision" replaced by "Device revision number".

### 39.7 8330B - 02/2012

1. Updated the Table 7-2 on page 16. The page size (words) for ATxmega128B1 changed from 256 to 128.
2. Updated all "Electrical Characteristics" on page 69.
3. Updated all "Typical Characteristics" on page 91.
4. Updated "Errata" on page 136.

### 39.8 8330A - 10/2011

1. Initial revision.

## Table Of Contents

Features .....  1

1. Ordering Information ..... 2
2. Pinout/Block Diagram ..... 4
3. Overview ..... 6
3.1 Block Diagram ..... 7
4. Resources ..... 8
4.1 Recommended Reading ..... 8
5. Capacitive Touch Sensing ..... 8
6. AVR CPU ..... 9
6.1 Features ..... 9
6.2 Overview ..... 9
6.3 Architectural Overview ..... 9
6.4 ALU - Arithmetic Logic Unit ..... 10
6.5 Program Flow ..... 11
6.6 Status Register ..... 11
6.7 Stack and Stack Pointer ..... 11
6.8 Register File ..... 11
7. Memories ..... 12
7.1 Features ..... 12
7.2 Overview ..... 12
7.3 Flash Program Memory ..... 13
7.4 Fuses and Lock bits ..... 14
7.5 Data Memory ..... 14
7.6 EEPROM ..... 15
7.7 I/O Memory ..... 15
7.8 Data Memory and Bus Arbitration ..... 15
7.9 Memory Timing ..... 15
7.10 Device ID and Revision ..... 15
7.11 JTAG Disable ..... 16
7.12 I/O Memory Protection ..... 16
7.13 Flash and EEPROM Page Size ..... 16
8. DMAC - Direct Memory Access Controller ..... 17
8.1 Features ..... 17
8.2 Overview ..... 17
9. Event System ..... 18
9.1 Features ..... 18
9.2 Overview ..... 18
10. System Clock and Clock Options ..... 20
10.1 Features ..... 20
10.2 Overview ..... 20
10.3 Clock Sources ..... 21
11. Power Management and Sleep Modes ..... 23
11.1 Features ..... 23
11.2 Overview ..... 23
11.3 Sleep Modes ..... 23
12. System Control and Reset ..... 25
12.1 Features ..... 25
12.2 Overview ..... 25
12.3 Reset Sequence. ..... 25
12.4 Reset Sources ..... 25
13. WDT - Watchdog Timer ..... 27
13.1 Features ..... 27
13.2 Overview ..... 27
14. Interrupts and Programmable Multilevel Interrupt Controller ..... 28
14.1 Features ..... 28
14.2 Overview ..... 28
14.3 Interrupt Vectors. ..... 28
15. I/O Ports ..... 30
15.1 Features ..... 30
15.2 Overview ..... 30
15.3 Output Driver ..... 30
15.4 Input Sensing ..... 33
15.5 Alternate Port Functions. ..... 33
16. T/C - 16-bit Timer/Counter Type 0 and 1 ..... 34
16.1 Features ..... 34
16.2 Overview ..... 34
17. TC2 -16-bit Timer/Counter Type 2 ..... 36
17.1 Features ..... 36
17.2 Overview ..... 36
18. AWeX - Advanced Waveform Extension ..... 37
18.1 Features. ..... 37
18.2 Overview ..... 37
19. Hi-Res - High Resolution Extension ..... 38
19.1 Features. ..... 38
19.2 Overview ..... 38
20. RTC - 16-bit Real-Time Counter ..... 39
20.1 Features ..... 39
20.2 Overview ..... 39
21. USB - Universal Serial Bus Interface ..... 40
21.1 Features ..... 40
21.2 Overview ..... 40
22. TWI - Two-wire Interface ..... 42
22.1 Features ..... 42
22.2 Overview ..... 42
23. SPI - Serial Peripheral Interface ..... 43
23.1 Features ..... 43
23.2 Overview ..... 43
24. USART ..... 44
24.1 Features ..... 44
24.2 Overview ..... 44
25. IRCOM - IR Communication Module ..... 45
25.1 Features ..... 45
25.2 Overview ..... 45
26. AES and DES Crypto Engine ..... 46
26.1 Features ..... 46
26.2 Overview ..... 46
27. CRC - Cyclic Redundancy Check Generator ..... 47
27.1 Features ..... 47
27.2 Overview ..... 47
28. LCD - Liquid Crystal Display Controller ..... 48
28.1 Features. ..... 48
28.2 Overview ..... 48
29. ADC - 12-bit Analog to Digital Converter ..... 49
29.1 Features. ..... 49
29.2 Overview ..... 49
30. AC - Analog Comparator ..... 51
30.1 Features. ..... 51
30.2 Overview ..... 51
31. Programming and Debugging ..... 53
31.1 Features ..... 53
31.2 Overview ..... 53
32. Pinout and Pin Functions ..... 54
32.1 Alternate Pin Function Description. ..... 54
32.2 Alternate Pin Functions ..... 56
33. Peripheral Module Address Map ..... 60
34. Instruction Set Summary ..... 62
35. Packaging Information ..... 67
35.1 100A. ..... 67
35.2 7A1 ..... 68
36. Electrical Characteristics ..... 69
36.1 Absolute Maximum Ratings ..... 69
36.2 General Operating Ratings ..... 69
36.3 DC Characteristics ..... 71
36.4 Wake-up Time from Sleep Modes ..... 74
36.5 I/O Pin Characteristics ..... 75
36.6 Liquid Crystal Display Characteristics ..... 76
36.7 ADC Characteristics ..... 76
36.8 Analog Comparator Characteristics ..... 79
36.9 Bandgap and Internal 1.0V Reference Characteristics ..... 79
36.10 Brownout Detection Characteristics ..... 80
36.11 External Reset Characteristics ..... 80
36.12 Power-on Reset Characteristics ..... 80
36.13 Flash and EEPROM Memory Characteristics ..... 81
36.14 Clock and Oscillator Characteristics ..... 81
36.15 SPI Characteristics ..... 87
36.16 Two-wire Interface Characteristics ..... 89
37. Typical Characteristics ..... 91
37.1 Current Consumption ..... 91
37.2 I/O Pin Characteristics ..... 99
37.3 ADC Characteristics ..... 105
37.4 Analog Comparator Characteristics ..... 112
37.5 Internal 1.0V Reference Characteristics ..... 115
37.6 BOD Characteristics ..... 116
37.7 External Reset Characteristics ..... 118
37.8 Oscillator Characteristics ..... 122
37.9 PDI Characteristics ..... 131
37.10 LCD Characteristics ..... 132
38. Errata ..... 136
38.1 ATxmega64B1, ATxmega128B1 ..... 136
39. Datasheet Revision History ..... 138
39.1 8330H - 12/2014 ..... 138
39.2 8330G - 11/2014 ..... 138
39.3 8330F - 02/2014 ..... 138
39.4 8330E - 06/2013 ..... 138
39.5 8330D - 01/2013 ..... 139
39.6 8330C-07/2012 ..... 139
39.7 8330B-02/2012 ..... 139
39.8 8330A - 10/2011 ..... 139
Table Of Contents .....  i

Atmel ${ }^{\circledR}$, Atmel logo and combinations thereof, Adjacent Key Suppression ${ }^{\circledR}$, AKS $^{\circledR}$, AVR $^{\circledR}$, Enabling Unlimited Possibilities ${ }^{\circledR}$, QTouch ${ }^{\circledR}$, XMEGA $^{\circledR}$, and others are registered trademarks or trademarks of Atmel Corporation in U.S. and other countries. Other terms and product names may be trademarks of others.

DISCLAIMER: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN THE ATMEL TERMS AND CONDITIONS OF SALES LOCATED ON THE ATMEL WEBSITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDENTAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS AND PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and products descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life.
SAFETY-CRITICAL, MILITARY, AND AUTOMOTIVE APPLICATIONS DISCLAIMER: Atmel products are not designed for and will not be used in connection with any applications where the failure of such products would reasonably be expected to result in significant personal injury or death ("Safety-Critical Applications") without an Atmel officer's specific written consent. Safety-Critical Applications include, without limitation, life support devices and systems, equipment or systems for the operation of nuclear facilities and weapons systems. Atmel products are not designed nor intended for use in military or aerospace applications or environments unless specifically designated by Atmel as military-grade. Atmel products are not designed nor intended for use in automotive applications unless specifically designated by Atmel as automotive-grade.

