

# PIC12F683 Data Sheet

8-Pin Flash-Based, 8-Bit CMOS Microcontrollers with nanoWatt Technology

© 2007 Microchip Technology Inc.

#### Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION. QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

### QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV ISO/TS 16949:2002

#### Trademarks

The Microchip name and logo, the Microchip logo, Accuron, dsPIC, KEELOQ, KEELOQ logo, microID, MPLAB, PIC, PICmicro, PICSTART, PRO MATE, PowerSmart, rfPIC, and SmartShunt are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.


AmpLab, FilterLab, Linear Active Thermistor, Migratable Memory, MXDEV, MXLAB, PS logo, SEEVAL, SmartSensor and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, ECAN, ECONOMONITOR, FanSense, FlexROM, fuzzyLAB, In-Circuit Serial Programming, ICSP, ICEPIC, Mindi, MiWi, MPASM, MPLAB Certified logo, MPLIB, MPLINK, PICkit, PICDEM, PICDEM.net, PICLAB, PICtail, PowerCal, PowerInfo, PowerMate, PowerTool, REAL ICE, rfLAB, rfPICDEM, Select Mode, Smart Serial, SmartTel, Total Endurance, UNI/O, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2007, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.



Microchip received ISO/TS-16949:2002 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona, Gresham, Oregon and Mountain View, California. The Company's quality system processes and procedures are for its PIC<sup>®</sup> MCUs and dsPIC<sup>®</sup> DSCs, KEELOQ<sup>®</sup> code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.



### 8-Pin Flash-Based, 8-Bit CMOS Microcontrollers with nanoWatt Technology

#### **High-Performance RISC CPU:**

- Only 35 instructions to learn:
- All single-cycle instructions except branches
- Operating speed:
  - DC 20 MHz oscillator/clock input
  - DC 200 ns instruction cycle
- Interrupt capability
- 8-level deep hardware stack
- Direct, Indirect and Relative Addressing modes

#### **Special Microcontroller Features:**

- Precision Internal Oscillator:
  - Factory calibrated to ±1%, typical
  - Software selectable frequency range of 8 MHz to 125 kHz
  - Software tunable
  - Two-Speed Start-up mode
  - Crystal fail detect for critical applications
  - Clock mode switching during operation for power savings
- Power-Saving Sleep mode
- Wide operating voltage range (2.0V-5.5V)
- · Industrial and Extended temperature range
- Power-on Reset (POR)
- Power-up Timer (PWRT) and Oscillator Start-up Timer (OST)
- Brown-out Reset (BOR) with software control option
- Enhanced Low-Current Watchdog Timer (WDT) with on-chip oscillator (software selectable nominal 268 seconds with full prescaler) with software enable
- Multiplexed Master Clear with pull-up/input pin
- Programmable code protection
- High Endurance Flash/EEPROM cell:
  - 100,000 write Flash endurance
  - 1,000,000 write EEPROM endurance
  - Flash/Data EEPROM Retention: > 40 years

#### Low-Power Features:


- Standby Current:
  - 50 nA @ 2.0V, typical
- Operating Current:
  - 11 μA @ 32 kHz, 2.0V, typical
  - 220 μA @ 4 MHz, 2.0V, typical
- Watchdog Timer Current:
  - 1 μA @ 2.0V, typical

#### **Peripheral Features:**


- 6 I/O pins with individual direction control:
  - High current source/sink for direct LED drive
  - Interrupt-on-pin change
  - Individually programmable weak pull-ups
  - Ultra Low-Power Wake-up on GP0
- Analog Comparator module with:
  - One analog comparator
  - Programmable on-chip voltage reference (CVREF) module (% of VDD)
  - Comparator inputs and output externally accessible
- A/D Converter:
  - 10-bit resolution and 4 channels
- Timer0: 8-bit timer/counter with 8-bit programmable prescaler
- Enhanced Timer1:
  - 16-bit timer/counter with prescaler
  - External Timer1 Gate (count enable)
  - Option to use OSC1 and OSC2 in LP mode as Timer1 oscillator if INTOSC mode selected
- Timer2: 8-bit timer/counter with 8-bit period register, prescaler and postscaler
- Capture, Compare, PWM module:
  - 16-bit Capture, max resolution 12.5 ns
  - Compare, max resolution 200 ns
  - 10-bit PWM, max frequency 20 kHz
- In-Circuit Serial Programming<sup>™</sup> (ICSP<sup>™</sup>) via two pins

Device	Program Memory	Data Memory		I/O	10-bit A/D (ch)	Comparatora	Timers
Device	Flash (words)	SRAM (bytes)	EEPROM (bytes)	1/0		Comparators	8/16-bit
PIC12F683	2048	128	256	6	4	1	2/1


#### 8-Pin Diagram (PDIP, SOIC)



#### 8-Pin Diagram (DFN)



#### 8-Pin Diagram (DFN-S)



#### TABLE 1: 8-PIN SUMMARY

I/O	Pin	Analog	Comparators	Timer	ССР	Interrupts	Pull-ups	Basic
GP0	7	AN0	CIN+	—	_	IOC	Y	ICSPDAT/ULPWU
GP1	6	AN1/VREF	CIN-	_	—	IOC	Y	ICSPCLK
GP2	5	AN2	COUT	T0CKI	CCP1	INT/IOC	Y	—
GP3 <sup>(1)</sup>	4		—	_		IOC	Y <sup>(2)</sup>	MCLR/Vpp
GP4	3	AN3	—	T1G	-	IOC	Y	OSC2/CLKOUT
GP5	2	_	—	T1CKI	_	IOC	Y	OSC1/CLKIN
	1		—		_		—	Vdd
	8	_		_			_	Vss

Note 1: Input only.

**2:** Only when pin is configured for external  $\overline{MCLR}$ .

#### **Table of Contents**

Device Overview	
Oscillator Module (With Fail-Safe Clock Monitor)	19
GPIO Port	
Timer0 Module	41
Timer1 Module with Gate Control	44
Timer2 Module	49
Comparator Module	51
Analog-to-Digital Converter (ADC) Module	61
Data EEPROM Memory	71
Capture/Compare/PWM (CCP) Module	75
Special Features of the CPU	83
Instruction Set Summary 1	101
Development Support1	111
Electrical Specifications1	115
Packaging Information1	159
ndix A: Data Sheet Revision History1	165
ndix B: Migrating From Other PIC® Devices 1	165
/icrochip Web Site 1	171
mer Change Notification Service 1	171
mer Support1	171
er Response 1	172
Ict Identification System 1	173
	Memory Organization Oscillator Module (With Fail-Safe Clock Monitor) GPIO Port Timer0 Module Timer1 Module with Gate Control Timer2 Module Comparator Module Analog-to-Digital Converter (ADC) Module Data EEPROM Memory Capture/Compare/PWM (CCP) Module Special Features of the CPU Instruction Set Summary Development Support

### TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at **docerrors@microchip.com** or fax the **Reader Response Form** in the back of this data sheet to (480) 792-4150. We welcome your feedback.

#### Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000A is version A of document DS30000).

#### Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- · Microchip's Worldwide Web site; http://www.microchip.com
- Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using.


#### **Customer Notification System**

Register on our web site at www.microchip.com to receive the most current information on all of our products.

NOTES:

#### 1.0 DEVICE OVERVIEW

The PIC12F683 is covered by this data sheet. It is available in 8-pin PDIP, SOIC and DFN-S packages. Figure 1-1 shows a block diagram of the PIC12F683 device. Table 1-1 shows the pinout description.



#### **TABLE 1-1: PIC12F683 PINOUT DESCRIPTION**

Name	Function	Input Type	Output Type	Description
VDD	Vdd	Power	_	Positive supply
GP5/T1CKI/OSC1/CLKIN	GP5	TTL	CMOS	GPIO I/O with prog. pull-up and interrupt-on-change
	T1CKI	ST	-	Timer1 clock
	OSC1	XTAL		Crystal/Resonator
	CLKIN	ST		External clock input/RC oscillator connection
GP4/AN3/T1G/OSC2/CLKOUT	GP4	TTL	CMOS	GPIO I/O with prog. pull-up and interrupt-on-change
	AN3	AN	_	A/D Channel 3 input
	T1G	ST	_	Timer1 gate
	OSC2	_	XTAL	Crystal/Resonator
	CLKOUT	—	CMOS	Fosc/4 output
GP3/MCLR/Vpp	GP3	TTL		GPIO input with interrupt-on-change
	MCLR	ST	_	Master Clear with internal pull-up
	Vpp	ΗV	_	Programming voltage
GP2/AN2/T0CKI/INT/COUT/CCP1	GP2	ST	CMOS	GPIO I/O with prog. pull-up and interrupt-on-change
	AN2	AN	_	A/D Channel 2 input
	T0CKI	ST	-	Timer0 clock input
	INT	ST	-	External Interrupt
	COUT		CMOS	Comparator 1 output
	CCP1	ST	CMOS	Capture input/Compare output/PWM output
GP1/AN1/CIN-/VREF/ICSPCLK	GP1	TTL	CMOS	GPIO I/O with prog. pull-up and interrupt-on-change
	AN1	AN	_	A/D Channel 1 input
	CIN-	AN	_	Comparator 1 input
	Vref	AN		External Voltage Reference for A/D
	ICSPCLK	ST	_	Serial Programming Clock
GP0/AN0/CIN+/ICSPDAT/ULPWU	GP0	TTL	CMOS	GPIO I/O with prog. pull-up and interrupt-on-change
	AN0	AN	_	A/D Channel 0 input
	CIN+	AN	_	Comparator 1 input
	ICSPDAT	ST	CMOS	Serial Programming Data I/O
	ULPWU	AN		Ultra Low-Power Wake-up input
Vss	Vss	Power		Ground reference

TTL = TTL compatible input

HV = High Voltage

ST = Schmitt Trigger input with CMOS levels


XTAL = Crystal

#### 2.0 MEMORY ORGANIZATION

#### 2.1 Program Memory Organization

The PIC12F683 has a 13-bit program counter capable of addressing an  $8k \times 14$  program memory space. Only the first  $2k \times 14$  (0000h-07FFh) for the PIC12F683 is physically implemented. Accessing a location above these boundaries will cause a wraparound within the first  $2K \times 14$  space. The Reset vector is at 0000h and the interrupt vector is at 0004h (see Figure 2-1).





#### 2.2 Data Memory Organization

The data memory (see Figure 2-2) is partitioned into two banks, which contain the General Purpose Registers (GPR) and the Special Function Registers (SFR). The Special Function Registers are located in the first 32 locations of each bank. Register locations 20h-7Fh in Bank 0 and A0h-BFh in Bank 1 are General Purpose Registers, implemented as static RAM. Register locations F0h-FFh in Bank 1 point to addresses 70h-7Fh in Bank 0. All other RAM is unimplemented and returns '0' when read. RP0 of the STATUS register is the bank select bit.

#### <u>RP0</u>

- $0 \rightarrow Bank 0 is selected$
- $1 \rightarrow Bank 1 is selected$

**Note:** The IRP and RP1 bits of the STATUS register are reserved and should always be maintained as '0's.

<sup>© 2007</sup> Microchip Technology Inc.

#### 2.2.1 GENERAL PURPOSE REGISTER FILE

The register file is organized as 128 x 8 in the PIC12F683. Each register is accessed, either directly or indirectly, through the File Select Register FSR (see Section 2.4 "Indirect Addressing, INDF and FSR Registers").

#### 2.2.2 SPECIAL FUNCTION REGISTERS

The Special Function Registers are registers used by the CPU and peripheral functions for controlling the desired operation of the device (see Table 2-1). These registers are static RAM.

The special registers can be classified into two sets: core and peripheral. The Special Function Registers associated with the "core" are described in this section. Those related to the operation of the peripheral features are described in the section of that peripheral feature.

### FIGURE 2-2: DATA I

#### DATA MEMORY MAP OF THE PIC12F683

Indirect addr.(1)	00h	Indirect addr. <sup>(1)</sup>	80
TMR0	01h	OPTION_REG	81
PCL	02h	PCL	82
STATUS	03h	STATUS	83
FSR	04h	FSR	84
GPIO	05h	TRISIO	85
0.10	06h		86
	07h		87
	08h		88
	09h		89
PCLATH	0Ah	PCLATH	8A
INTCON	0Bh	INTCON	8B
PIR1	0Ch	PIE1	8C
	0Dh		8D
TMR1L	0Eh	PCON	8E
TMR1H	0Eh	OSCCON	8F
T1CON	10h	OSCTUNE	90
TMR2	11h		91
T2CON	12h	PR2	92
CCPR1L	13h		93
CCPR1H	14h		94
CCP1CON	15h	WPU	95
	16h	IOC	96
	17h		97
WDTCON	18h		98
CMCON0	19h	VRCON	99
CMCON1	1Ah	EEDAT	9A
	1Bh	EEADR	9B
	1Ch	EECON1	9C
	1Dh	EECON2 <sup>(1)</sup>	9D
ADRESH	1Eh	ADRESL	9E
ADCON0	1Fh	ANSEL	9F
	20h	General	A0
		Purpose	
		Registers 32 Bytes	BF
General Purpose		02 0 100	C0
Registers			
-			
96 Bytes			
			_
			EF F0
	7Fh	Accesses 70h-7Fh	FF
BANK 0		BANK 1	-

IADL	E 2-1:	PICTZF	-683 SPE	CIAL RE	GISTER	5 SUMMA		KU				
Addr	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value POR,		Page
Bank (	)											
00h	INDF	Addressin	ressing this location uses contents of FSR to address data memory (not a physical register) xxxx xxxx									17, 90
01h	TMR0	Timer0 M	odule Regis	ter						xxxx	xxxx	41, 90
02h	PCL	Program (	Counter's (F	PC) Least S	ignificant By	⁄te				0000	0000	17, 90
03h	STATUS	IRP <sup>(1)</sup>	RP1 <sup>(1)</sup>	RP0	TO	PD	Z	DC	С	0001	1xxx	11, 90
04h	FSR	Indirect D	ata Memory	Address P	ointer	•				xxxx	xxxx	17, 90
05h	GPIO	_	_	GP5	GP4	GP3	GP2	GP1	GP0	xx :	xxxx	31, 90
06h	_	Unimplem	nented								-	_
07h	—	Unimplem	nented								-	_
08h	_	Unimplem	nented								-	_
09h	_	Unimplem	nented								-	_
0Ah	PCLATH	—	—	—	Write Buffe	r for upper §	5 bits of Pro	gram Count	er	0	0000	17, 90
0Bh	INTCON	GIE	PEIE	T0IE	INTE	GPIE	T0IF	INTF	GPIF	0000	0000	13, 90
0Ch	PIR1	EEIF	ADIF	CCP1IF	_	CMIF	OSFIF	TMR2IF	TMR1IF	000-	0000	15, 90
0Dh	_	Unimplem	nented								-	—
0Eh	TMR1L	Holding R	egister for t	he Least Si	gnificant By	te of the 16-	bit TMR1			xxxx	xxxx	44, 90
0Fh	TMR1H	Holding R	egister for t	he Most Sig	nificant Byt	e of the 16-b	bit TMR1			xxxx	xxxx	44, 90
10h	T1CON	T1GINV	TMR1GE	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N	0000	0000	47, 90
11h	TMR2	Timer2 M	odule Regis	ter		•				0000	0000	49, 90
12h	T2CON	—	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0	-000	0000	50, 90
13h	CCPR1L	Capture/C	Compare/PV	VM Register	r 1 Low Byte	9				xxxx	xxxx	76, 90
14h	CCPR1H	Capture/C	Compare/PV	VM Register	r 1 High Byt	е				xxxx	xxxx	76, 90
15h	CCP1CON		_	DC1B1	DC1B0	CCP1M3	CCP1M2	CCP1M1	CCP1M0	00	0000	75, 90
16h	_	Unimplem	nented								-	—
17h	_	Unimplem	nented							_	-	_
18h	WDTCON	—	—	—	WDTPS3	WDTPS2	WDTPS1	WDTPS0	SWDTEN	0	1000	97, 90
19h	CMCON0	—	COUT	—	CINV	CIS	CM2	CM1	CM0	- 0 - 0	0000	56, 90
1Ah	CMCON1	—	—	—	—	—	_	T1GSS	CMSYNC		10	57, 90
1Bh	_	Unimplem	nented								-	—
1Ch	_	Unimplem	nented								-	
1Dh	_	Unimplem	nented								-	
1Eh	ADRESH	Most Sigr	nificant 8 bit	s of the left	shifted A/D	result or 2 b	its of right s	hifted result		xxxx	xxxx	61,90
1Fh	ADCON0	ADFM	VCFG	_		CHS1	CHS0	GO/DONE	ADON	00	0000	65,90

Legend: -= unimplemented locations read as '0', u = unchanged, x = unknown, q = value depends on condition, shaded = unimplemented

Note 1: IRP and RP1 bits are reserved, always maintain these bits clear.

Addr	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Page
Bank	1				•	•	•		•	•	
80h	INDF	Addressing	this location	n uses conte	ents of FSR t	o address da	ata memory	(not a physi	cal register)	xxxx xxxx	17, 90
81h	OPTION_REG	GPPU	INTEDG	TOCS	T0SE	PSA	PS2	PS1	PS0	1111 1111	12, 90
82h	PCL	Program C	ounter's (P	C) Least Si	gnificant By	vte				0000 0000	17, 90
83h	STATUS	IRP <sup>(1)</sup>	RP1 <sup>(1)</sup>	RP0	TO	PD	Z	DC	С	0001 1xxx	11, 90
84h	FSR	Indirect Da	ta Memory	Address Po	ointer	•	•			xxxx xxxx	17, 90
85h	TRISIO	_	_	TRISI05	TRISIO4	TRISIO3	TRISIO2	TRISIO1	TRISIO0	11 1111	32, 90
86h	_	Unimpleme	ented			•	•			—	_
87h	_	Unimpleme	ented							_	_
88h	_	Unimpleme	ented							_	_
89h	—	Unimpleme	ented							_	—
8Ah	PCLATH	_		_	Write Buffe	er for upper	5 bits of Pr	ogram Cou	nter	0 0000	17, 90
8Bh	INTCON	GIE	PEIE	TOIE	INTE	GPIE	T0IF	INTF	GPIF	0000 0000	13, 90
8Ch	PIE1	EEIE	ADIE	CCP1IE	_	CMIE	OSFIE	TMR2IE	TMR1IE	000- 0000	14, 90
8Dh	—	Unimpleme	ented							_	—
8Eh	PCON	_	_	ULPWUE	SBOREN	_	_	POR	BOR	01qq	16, 90
8Fh	OSCCON	_	IRCF2	IRCF1	IRCF0	OSTS <sup>(2)</sup>	HTS	LTS	SCS	-110 x000	20, 90
90h	OSCTUNE	_	_	_	TUN4	TUN3	TUN2	TUN1	TUN0	0 0000	24, 90
91h	—	Unimpleme	ented		•					_	—
92h	PR2	Timer2 Mo	dule Period	Register						1111 1111	49, 90
93h	—	Unimpleme	ented							_	—
94h	—	Unimpleme	ented							—	—
95h	WPU <sup>(3)</sup>	_	_	WPU5	WPU4	—	WPU2	WPU1	WPU0	11 -111	34, 90
96h	IOC	_	_	IOC5	IOC4	IOC3	IOC2	IOC1	IOC0	00 0000	34, 90
97h	—	Unimpleme	ented							—	—
98h	—	Unimpleme	ented							—	—
99h	VRCON	VREN	_	VRR	_	VR3	VR2	VR1	VR0	0-0- 0000	58, 90
9Ah	EEDAT	EEDAT7	EEDAT6	EEDAT5	EEDAT4	EEDAT3	EEDAT2	EEDAT1	EEDAT0	0000 0000	71, 90
9Bh	EEADR	EEADR7	EEADR6	EEADR5	EEADR4	EEADR3	EEADR2	EEADR1	EEADR0	0000 0000	71, 90
9Ch	EECON1	—	—	—	_	WRERR	WREN	WR	RD	x000	72, 91
9Dh	EECON2	EEPROM	Control Reg	gister 2 (not	a physical	register)		-			72, 91
9Eh	ADRESL	Least Sign	ificant 2 bits	s of the left	shifted resu	It or 8 bits o	of the right s	shifted resu	lt	xxxx xxxx	66, 91
9Fh	ANSEL		ADCS2	ADCS1	ADCS0	ANS3	ANS2	ANS1	ANS0	-000 1111	33, 91

#### TABLE 2-2: PIC12F683 SPECIAL FUNCTION REGISTERS SUMMARY BANK 1

**Legend:** – = unimplemented locations read as '0', u = unchanged, x = unknown, q = value depends on condition, shaded = unimplemented

**Note 1:** IRP and RP1 bits are reserved, always maintain these bits clear.

2: OSTS bit of the OSCCON register reset to '0' with Dual Speed Start-up and LP, HS or XT selected as the oscillator.

3: GP3 pull-up is enabled when MCLRE is '1' in the Configuration Word register.

#### 2.2.2.1 STATUS Register

The STATUS register, shown in Register 2-1, contains:

- Arithmetic status of the ALU
- Reset status
- Bank select bits for data memory (SRAM)

The STATUS register can be the destination for any instruction, like any other register. If the STATUS register is the destination for an instruction that affects the Z, DC or C bits, then the write to these three bits is disabled. These bits are set or cleared according to the device logic. Furthermore, the TO and PD bits are not writable. Therefore, the result of an instruction with the STATUS register as destination may be different than intended.

For example, CLRF STATUS, will clear the upper three bits and set the Z bit. This leaves the STATUS register as  $000u \ u1uu$  (where u = unchanged).

It is recommended, therefore, that only BCF, BSF, SWAPF and MOVWF instructions are used to alter the STATUS register, because these instructions do not affect any Status bits. For other instructions not affecting any Status bits, see the "Instruction Set Summary".

- Note 1: Bits IRP and RP1 of the STATUS register are not used by the PIC12F683 and should be maintained as clear. Use of these bits is not recommended, since this may affect upward compatibility with future products.
  - 2: The <u>C and DC bits</u> operate as a Borrow and Digit Borrow out bit, respectively, in subtraction.

Reserved	Reserved	R/W-0	R-1	R-1	R/W-x	R/W-x	R/W-x
IRP	RP1	RP0	TO	PD	Z	DC	С
bit 7							bit 0

#### REGISTER 2-1: STATUS: STATUS REGISTER

Legend:				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 7	IRP: This bit is reserved and should be maintained as '0'
bit 6	RP1: This bit is reserved and should be maintained as '0'
bit 5	<b>RP0:</b> Register Bank Select bit (used for direct addressing)
	1 = Bank 1 (80h – FFh) 0 = Bank 0 (00h – 7Fh)
bit 4	TO: Time-out bit
	<ul> <li>1 = After power-up, CLRWDT instruction or SLEEP instruction</li> <li>0 = A WDT time-out occurred</li> </ul>
bit 3	PD: Power-down bit
	1 = After power-up or by the CLRWDT instruction
	0 = By execution of the SLEEP instruction
bit 2	Z: Zero bit
	1 = The result of an arithmetic or logic operation is zero
	0 = The result of an arithmetic or logic operation is not zero
bit 1	<b>DC:</b> Digit Carry/Borrow bit (ADDWF, ADDLW, SUBLW, SUBWF instructions), For Borrow, the polarity is reversed.
	1 = A carry-out from the 4th low-order bit of the result occurred
	0 = No carry-out from the 4th low-order bit of the result
bit 0	C: Carry/Borrow bit <sup>(1)</sup> (ADDWF, ADDLW, SUBLW, SUBWF instructions)
	1 = A carry-out from the Most Significant bit of the result occurred
	0 = No carry-out from the Most Significant bit of the result occurred
Note 1:	For Borrow, the polarity is reversed. A subtraction is executed by adding the two's complement of the second operand. For rotate (RRF, RLF) instructions, this bit is loaded with either the high-order or low-order

second operand. For rotate (RRF, RLF) instructions, this bit is loaded with either the high-order or low-order bit of the source register.

#### 2.2.2.2 OPTION Register

The OPTION register is a readable and writable register, which contains various control bits to configure:

- TMR0/WDT prescaler
- External GP2/INT interrupt
- TMR0
- Weak pull-ups on GPIO

Note:	To achieve a 1:1 prescaler assignment for
	Timer0, assign the prescaler to the WDT
	by setting PSA bit of the OPTION register
	to '1' See Section 5.1.3 "Software Pro-
	grammable Prescaler".

#### REGISTER 2-2: OPTION\_REG: OPTION REGISTER

101

110

111

1:64

1:128

1:256

R/W-1	R/W-1	R/W-	1 F	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1			
GPPU	INTEDG	TOCS	S -	TOSE	PSA	PS2	PS1	PS0			
bit 7	·		•				·	bit			
Legend:											
R = Readabl	le bit	W = Writ	able bit		U = Unimpler	mented bit, rea	ıd as '0'				
-n = Value at	t POR	'1' = Bit i	is set		'0' = Bit is cle	ared	x = Bit is unki	nown			
bit 7	<b>GPPU</b> : GPIO	Pull-up E	nable bit								
	1 = GPIO pul	l-ups are o	disabled	y individua	I PORT latch	values in WPl	J register				
bit 6	INTEDG: Inte	INTEDG: Interrupt Edge Select bit									
	1 = Interrupt o 0 = Interrupt o	•	•	•							
bit 5	TOCS: Timer	T0CS: Timer0 Clock Source Select bit									
	1 = Transition		•	k (Fosc/4)							
bit 4	<ul> <li>0 = Internal instruction cycle clock (Fosc/4)</li> <li>TOSE: Timer0 Source Edge Select bit</li> </ul>										
	1 = Incremen 0 = Incremen	t on high-	to-low tran	nsition on T							
bit 3	PSA: Prescal	PSA: Prescaler Assignment bit									
	1 = Prescaler 0 = Prescaler				dule						
bit 2-0	<b>PS&lt;2:0&gt;:</b> Pre	<b>PS&lt;2:0&gt;:</b> Prescaler Rate Select bits									
	BIT	BIT VALUE TIMER0 RATE WDT F			E						
		000	1:2 1:4	1:1 1:2	_						
	0	10	1:8	1:4							
		011 00	1 : 16 1 : 32	1:8 1:16							
	1		1.02	1.10							

Г

Note 1: A dedicated 16-bit WDT postscaler is available. See Section 12.6 "Watchdog Timer (WDT)" for more information.

1:32

1:64

1:128

#### 2.2.2.3 INTCON Register

The INTCON register is a readable and writable register, which contains the various enable and flag bits for TMR0 register overflow, GPIO change and external GP2/INT pin interrupts.

Note: Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the global enable bit, GIE of the INTCON register. User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt.

#### REGISTER 2-3: INTCON: INTERRUPT CONTROL REGISTER

| R/W-0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| GIE   | PEIE  | TOIE  | INTE  | GPIE  | T0IF  | INTF  | GPIF  |
| bit 7 |       |       |       |       |       |       | bit 0 |

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7	<b>GIE:</b> Global Interrupt Enable bit 1 = Enables all unmasked interrupts 0 = Disables all interrupts
bit 6	<b>PEIE:</b> Peripheral Interrupt Enable bit 1 = Enables all unmasked peripheral interrupts 0 = Disables all peripheral interrupts
bit 5	<b>T0IE:</b> Timer0 Overflow Interrupt Enable bit 1 = Enables the Timer0 interrupt 0 = Disables the Timer0 interrupt
bit 4	INTE: GP2/INT External Interrupt Enable bit 1 = Enables the GP2/INT external interrupt 0 = Disables the GP2/INT external interrupt
bit 3	<b>GPIE:</b> GPIO Change Interrupt Enable bit <sup>(1)</sup> 1 = Enables the GPIO change interrupt 0 = Disables the GPIO change interrupt
bit 2	<ul> <li>TOIF: Timer0 Overflow Interrupt Flag bit<sup>(2)</sup></li> <li>1 = Timer0 register has overflowed (must be cleared in software)</li> <li>0 = Timer0 register did not overflow</li> </ul>
bit 1	INTF: GP2/INT External Interrupt Flag bit 1 = The GP2/INT external interrupt occurred (must be cleared in software) 0 = The GP2/INT external interrupt did not occur
bit 0	<b>GPIF:</b> GPIO Change Interrupt Flag bit 1 = When at least one of the GPIO <5:0> pins changed state (must be cleared in software) 0 = None of the GPIO <5:0> pins have changed state
N	

Note 1: IOC register must also be enabled.

2: T0IF bit is set when TMR0 rolls over. TMR0 is unchanged on Reset and should be initialized before clearing T0IF bit.

#### 2.2.2.4 PIE1 Register

The PIE1 register contains the interrupt enable bits, as shown in Register 2-4.

Note: Bit PEIE of the INTCON register must be set to enable any peripheral interrupt.

R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
EEIE	ADIE	CCP1IE	—	CMIE	OSFIE	TMR2IE	TMR1IE
bit 7							bit 0

Legend:									
R = Reada	ble bit	W = Writable bit	U = Unimplemented bit	, read as '0'					
-n = Value at POR		'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown					
bit 7	EEIE: EE	Write Complete Interrupt Er	nable bit						
		les the EE write complete int bles the EE write complete in	•						
bit 6	ADIE: A/	D Converter (ADC) Interrupt	Enable bit						
		les the ADC interrupt bles the ADC interrupt							
bit 5	CCP1IE:	CCP1IE: CCP1 Interrupt Enable bit							
		les the CCP1 interrupt bles the CCP1 interrupt							
bit 4	Unimple	mented: Read as '0'							
bit 3	CMIE: Co	CMIE: Comparator Interrupt Enable bit							
		les the Comparator 1 interrupoles the Comparator 1 interru							
bit 2	OSFIE: (	Dscillator Fail Interrupt Enable	e bit						
		les the oscillator fail interrupt bles the oscillator fail interrup							
bit 1	TMR2IE:	TMR2IE: Timer2 to PR2 Match Interrupt Enable bit							
		les the Timer2 to PR2 match bles the Timer2 to PR2 match	•						
bit 0	TMR1IE:	Timer1 Overflow Interrupt E	nable bit						
		les the Timer1 overflow inter bles the Timer1 overflow inter	•						

#### 2.2.2.5 PIR1 Register

The PIR1 register contains the interrupt flag bits, as shown in Register 2-5.

Note:	Interrupt flag bits are set when an interrupt
	condition occurs, regardless of the state of
	its corresponding enable bit or the global
	enable bit, GIE of the INTCON register.
	User software should ensure the appropri-
	ate interrupt flag bits are clear prior to
	enabling an interrupt.

#### REGISTER 2-5: PIR1: PERIPHERAL INTERRUPT REQUEST REGISTER 1

R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
EEIF	ADIF	CCP1IF	—	CMIF	OSFIF	TMR2IF	TMR1IF
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7	<b>EEIF:</b> EEPROM Write Operation Interrupt Flag bit 1 = The write operation completed (must be cleared in software)
1.11.0	0 = The write operation has not completed or has not been started
bit 6	ADIF: A/D Interrupt Flag bit 1 = A/D conversion complete
	0 = A/D conversion has not completed or has not been started
bit 5	CCP1IF: CCP1 Interrupt Flag bit
	<u>Capture mod</u> e: 1 = A TMR1 register capture occurred (must be cleared in software) 0 = No TMR1 register capture occurred <u>Compare mode</u> : 1 = A TMR1 register compare match occurred (must be cleared in software) 0 = No TMR1 register compare match occurred <u>PWM mode</u> : Unused in this mode
bit 4	Unimplemented: Read as '0'
bit 3	CMIF: Comparator Interrupt Flag bit
	<ul><li>1 = Comparator 1 output has changed (must be cleared in software)</li><li>0 = Comparator 1 output has not changed</li></ul>
bit 2	OSFIF: Oscillator Fail Interrupt Flag bit
	<ul><li>1 = System oscillator failed, clock input has changed to INTOSC (must be cleared in software)</li><li>0 = System clock operating</li></ul>
bit 1	TMR2IF: Timer2 to PR2 Match Interrupt Flag bit
	<ul><li>1 = Timer2 to PR2 match occurred (must be cleared in software)</li><li>0 = Timer2 to PR2 match has not occurred</li></ul>
bit 0	TMR1IF: Timer1 Overflow Interrupt Flag bit
	<ul><li>1 = Timer1 register overflowed (must be cleared in software)</li><li>0 = Timer1 has not overflowed</li></ul>

#### 2.2.2.6 PCON Register

The Power Control (PCON) register contains flag bits (see Table 12-2) to differentiate between a:

- Power-on Reset (POR)
- Brown-out Reset (BOR)
- Watchdog Timer Reset (WDT)
- External MCLR Reset

The PCON register also controls the Ultra Low-Power Wake-up and software enable of the BOR.

The PCON register bits are shown in Register 2-6.

#### REGISTER 2-6: PCON: POWER CONTROL REGISTER

U-0	U-0	R/W-0	R/W-1	U-0	U-0	R/W-0	R/W-x
—	—	ULPWUE	SBOREN	-	_	POR	BOR
bit 7							bit 0


Legend:						
R = Readable bit -n = Value at POR		W = Writable bit	U = Unimplemented bit, read as '0'			
		'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		
bit 7-6	Unimple					
bit 5		E: Ultra Low-Power Wake-Up	Enable bit			
1 = Ultra Low-Power Wake-up enabled 0 = Ultra Low-Power Wake-up disabled						
bit 4	<b>SBOREN:</b> Software BOR Enable bit <sup>(1)</sup> 1 = BOR enabled 0 = BOR disabled					
bit 3-2	Unimple	mented: Read as '0'				
bit 1	POR: Power-on Reset Status bit					
		ower-on Reset occurred wer-on Reset occurred (mus	t be set in software after a Po	wer-on Reset occurs)		
bit 0	BOR: Brown-out Reset Status bit					
<ul> <li>1 = No Brown-out Reset occurred</li> <li>0 = A Brown-out Reset occurred (r occurs)</li> </ul>		own-out Reset occurred (mus	st be set in software after a Po	ower-on Reset or Brown-out Rese		

**Note 1:** Set BOREN<1:0> = 01 in the Configuration Word register for this bit to control the  $\overline{\text{BOR}}$ .

#### 2.3 PCL and PCLATH

The Program Counter (PC) is 13 bits wide. The low byte comes from the PCL register, which is a readable and writable register. The high byte (PC<12:8>) is not directly readable or writable and comes from PCLATH. On any Reset, the PC is cleared. Figure 2-3 shows the two situations for the loading of the PC. The upper example in Figure 2-3 shows how the PC is loaded on a write to PCL (PCLATH<4:0>  $\rightarrow$  PCH). The lower example in Figure 2-3 shows how the PC is loaded during a CALL or GOTO instruction (PCLATH<4:3>  $\rightarrow$  PCH).

#### FIGURE 2-3: LOADING OF PC IN DIFFERENT SITUATIONS



#### 2.3.1 COMPUTED GOTO

A computed GOTO is accomplished by adding an offset to the program counter (ADDWF PCL). When performing a table read using a computed GOTO method, care should be exercised if the table location crosses a PCL memory boundary (each 256-byte block). Refer to the Application Note *AN556, "Implementing a Table Read"* (DS00556).

#### 2.3.2 STACK

The PIC12F683 family has an 8-level x 13-bit wide hardware stack (see Figure 2-1). The stack space is not part of either program or data space and the Stack Pointer is not readable or writable. The PC is PUSHed onto the stack when a CALL instruction is executed or an interrupt causes a branch. The stack is POPed in the event of a RETURN, RETLW or a RETFIE instruction execution. PCLATH is not affected by a PUSH or POP operation. The stack operates as a circular buffer. This means that after the stack has been PUSHed eight times, the ninth push overwrites the value that was stored from the first push. The tenth push overwrites the second push (and so on).

### **Note 1:** There are no Status bits to indicate stack overflow or stack underflow conditions.

2: There are no instructions/mnemonics called PUSH or POP. These are actions that occur from the execution of the CALL, RETURN, RETLW and RETFIE instructions or the vectoring to an interrupt address.

## 2.4 Indirect Addressing, INDF and FSR Registers

The INDF register is not a physical register. Addressing the INDF register will cause indirect addressing.


Indirect addressing is possible by using the INDF register. Any instruction using the INDF register actually accesses data pointed to by the File Select Register (FSR). Reading INDF itself indirectly will produce 00h. Writing to the INDF register indirectly results in a no operation (although Status bits may be affected). An effective 9-bit address is obtained by concatenating the 8-bit FSR register and the IRP bit of the STATUS register, as shown in Figure 2-4.

A simple program to clear RAM location 20h-2Fh using indirect addressing is shown in Example 2-1.

	MOVLW	0x20	;initialize pointer
	MOVWF	FSR	;to RAM
NEXT	CLRF	INDF	clear INDF register;
	INCF	FSR	;inc pointer
	BTFSS	FSR,4	;all done?
	GOTO	NEXT	;no clear next
CONTINUE			;yes continue

<sup>© 2007</sup> Microchip Technology Inc.





# 3.0 OSCILLATOR MODULE (WITH FAIL-SAFE CLOCK MONITOR)

#### 3.1 Overview

The Oscillator module has a wide variety of clock sources and selection features that allow it to be used in a wide range of applications while maximizing performance and minimizing power consumption. Figure 3-1 illustrates a block diagram of the Oscillator module.


Clock sources can be configured from external oscillators, quartz crystal resonators, ceramic resonators and Resistor-Capacitor (RC) circuits. In addition, the system clock source can be configured from one of two internal oscillators, with a choice of speeds selectable via software. Additional clock features include:

- Selectable system clock source between external or internal via software.
- Two-Speed Start-up mode, which minimizes latency between external oscillator start-up and code execution.
- Fail-Safe Clock Monitor (FSCM) designed to detect a failure of the external clock source (LP, XT, HS, EC or RC modes) and switch automatically to the internal oscillator.

The Oscillator module can be configured in one of eight clock modes.

- 1. EC External clock with I/O on OSC2/CLKOUT.
- 2. LP 32 kHz Low-Power Crystal mode.
- 3. XT Medium Gain Crystal or Ceramic Resonator Oscillator mode.
- 4. HS High Gain Crystal or Ceramic Resonator mode.
- 5. RC External Resistor-Capacitor (RC) with Fosc/4 output on OSC2/CLKOUT.
- 6. RCIO External Resistor-Capacitor (RC) with I/O on OSC2/CLKOUT.
- 7. INTOSC Internal oscillator with Fosc/4 output on OSC2 and I/O on OSC1/CLKIN.
- 8. INTOSCIO Internal oscillator with I/O on OSC1/CLKIN and OSC2/CLKOUT.

Clock Source modes are configured by the FOSC<2:0> bits in the Configuration Word register (CONFIG). The internal clock can be generated from two internal oscillators. The HFINTOSC is a calibrated high-frequency oscillator. The LFINTOSC is an uncalibrated low-frequency oscillator.



#### FIGURE 3-1: PIC<sup>®</sup> MCU CLOCK SOURCE BLOCK DIAGRAM

<sup>© 2007</sup> Microchip Technology Inc.

#### 3.2 Oscillator Control

The Oscillator Control (OSCCON) register (Figure 3-1) controls the system clock and frequency selection options. The OSCCON register contains the following bits:

- Frequency selection bits (IRCF)
- Frequency Status bits (HTS, LTS)
- System clock control bits (OSTS, SCS)

#### REGISTER 3-1: OSCCON: OSCILLATOR CONTROL REGISTER

U-0	R/W-1	R/W-1	R/W-0	R-1	R-0	R-0	R/W-0
—	IRCF2	IRCF1	IRCF0	OSTS <sup>(1)</sup>	HTS	LTS	SCS
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7	Unimplemented: Read as '0'
bit 6-4	IRCF<2:0>: Internal Oscillator Frequency Select bits
	111 = 8  MHz 110 = 4  MHz  (default)
	101 = 2  MHz
	100 = 1  MHz
	011 = 500  kHz
	010 = 250  kHz 001 = 125  kHz
	001 = 31  kHz  (LFINTOSC)
bit 3	<b>OSTS:</b> Oscillator Start-up Time-out Status bit <sup>(1)</sup>
	<ul> <li>1 = Device is running from the external clock defined by FOSC&lt;2:0&gt; of the Configuration Word register</li> <li>0 = Device is running from the internal oscillator (HFINTOSC or LFINTOSC)</li> </ul>
bit 2	HTS: HFINTOSC Status bit (High Frequency – 8 MHz to 125 kHz)
	1 = HFINTOSC is stable
	0 = HFINTOSC is not stable
bit 1	LTS: LFINTOSC Stable bit (Low Frequency – 31 kHz)
	1 = LFINTOSC is stable
	0 = LFINTOSC is not stable
bit 0	SCS: System Clock Select bit
	1 = Internal oscillator is used for system clock
	0 = Clock source defined by FOSC<2:0> of the Configuration Word register
Note 1	Bit resets to '0' with Two-Speed Start-up and LP_XT or HS selected as the Oscillator mode or Fail-Safe

Note 1: Bit resets to '0' with Two-Speed Start-up and LP, XT or HS selected as the Oscillator mode or Fail-Safe mode is enabled.

#### 3.3 Clock Source Modes

Clock Source modes can be classified as external or internal.

- External Clock modes rely on external circuitry for the clock source. Examples are: Oscillator modules (EC mode), quartz crystal resonators or ceramic resonators (LP, XT and HS modes) and Resistor-Capacitor (RC) mode circuits.
- Internal clock sources are contained internally within the Oscillator module. The Oscillator module has two internal oscillators: the 8 MHz High-Frequency Internal Oscillator (HFINTOSC) and the 31 kHz Low-Frequency Internal Oscillator (LFINTOSC).

The system clock can be selected between external or internal clock sources via the System Clock Select (SCS) bit of the OSCCON register. See **Section 3.6 "Clock Switching"** for additional information.

#### 3.4 External Clock Modes

#### 3.4.1 OSCILLATOR START-UP TIMER (OST)

If the Oscillator module is configured for LP, XT or HS modes, the Oscillator Start-up Timer (OST) counts 1024 oscillations from OSC1. This occurs following a Power-on Reset (POR) and when the Power-up Timer (PWRT) has expired (if configured), or a wake-up from Sleep. During this time, the program counter does not increment and program execution is suspended. The OST ensures that the oscillator circuit, using a quartz crystal resonator or ceramic resonator, has started and is providing a stable system clock to the Oscillator module. When switching between clock sources, a delay is required to allow the new clock to stabilize. These oscillator delays are shown in Table 3-1.

In order to minimize latency between external oscillator start-up and code execution, the Two-Speed Clock Start-up mode can be selected (see **Section 3.7 "Two-Speed Clock Start-up Mode"**).

Switch From Switch To		Frequency	Oscillator Delay
Sleep/POR	LFINTOSC HFINTOSC	31 kHz 125 kHz to 8 MHz	Oscillator Warm-Up Delay (Twarm)
Sleep/POR	EC, RC	DC – 20 MHz	2 instruction cycles
LFINTOSC (31 kHz)	EC, RC	DC – 20 MHz	1 cycle of each
Sleep/POR	LP, XT, HS	32 kHz to 20 MHz	1024 Clock Cycles (OST)
LFINTOSC (31 kHz)	HFINTOSC	125 kHz to 8 MHz	1 μs (approx.)

#### TABLE 3-1: OSCILLATOR DELAY EXAMPLES


#### 3.4.2 EC MODE

The External Clock (EC) mode allows an externally generated logic level as the system clock source. When operating in this mode, an external clock source is connected to the OSC1 input and the OSC2 is available for general purpose I/O. Figure 3-2 shows the pin connections for EC mode.

The Oscillator Start-up Timer (OST) is disabled when EC mode is selected. Therefore, there is no delay in operation after a Power-on Reset (POR) or wake-up from Sleep. Because the PIC<sup>®</sup> MCU design is fully static, stopping the external clock input will have the effect of halting the device while leaving all data intact. Upon restarting the external clock, the device will resume operation as if no time had elapsed.

#### FIGURE 3-2:

#### EXTERNAL CLOCK (EC) MODE OPERATION



#### 3.4.3 LP, XT, HS MODES

The LP, XT and HS modes support the use of quartz crystal resonators or ceramic resonators connected to OSC1 and OSC2 (Figure 3-3). The mode selects a low, medium or high gain setting of the internal inverter-amplifier to support various resonator types and speed.


**LP** Oscillator mode selects the lowest gain setting of the internal inverter-amplifier. LP mode current consumption is the least of the three modes. This mode is designed to drive only 32.768 kHz tuning-fork type crystals (watch crystals).

**XT** Oscillator mode selects the intermediate gain setting of the internal inverter-amplifier. XT mode current consumption is the medium of the three modes. This mode is best suited to drive resonators with a medium drive level specification.

**HS** Oscillator mode selects the highest gain setting of the internal inverter-amplifier. HS mode current consumption is the highest of the three modes. This mode is best suited for resonators that require a high drive setting.


Figure 3-3 and Figure 3-4 show typical circuits for quartz crystal and ceramic resonators, respectively.





- Note 1: Quartz crystal characteristics vary according to type, package and manufacturer. The user should consult the manufacturer data sheets for specifications and recommended application.
  - 2: Always verify oscillator performance over the VDD and temperature range that is expected for the application.
  - **3:** For oscillator design assistance, reference the following Microchip Applications Notes:
    - AN826, "Crystal Oscillator Basics and Crystal Selection for rfPIC<sup>®</sup> and PIC<sup>®</sup> Devices" (DS00826)
    - AN849, "Basic PIC<sup>®</sup> Oscillator Design" (DS00849)
    - AN943, "Practical PIC<sup>®</sup> Oscillator Analysis and Design" (DS00943)
    - AN949, "Making Your Oscillator Work" (DS00949)





**3:** An additional parallel feedback resistor (RP) may be required for proper ceramic resonator operation.

#### 3.4.4 EXTERNAL RC MODES

The external Resistor-Capacitor (RC) modes support the use of an external RC circuit. This allows the designer maximum flexibility in frequency choice while keeping costs to a minimum when clock accuracy is not required. There are two modes: RC and RCIO.

In RC mode, the RC circuit connects to OSC1. OSC2/CLKOUT outputs the RC oscillator frequency divided by 4. This signal may be used to provide a clock for external circuitry, synchronization, calibration, test or other application requirements. Figure 3-5 shows the external RC mode connections.

Vdd PIC<sup>®</sup> MCU REXT OSC1/CLKIN Internal Clock CEXT Vss -Fosc/4 or OSC2/CLKOUT(1) I/O<sup>(2)</sup> Recommended values: 10 k $\Omega \leq \text{REXT} \leq 100 \text{ k}\Omega$ , <3V  $3 \text{ k}\Omega \leq \text{Rext} \leq 100 \text{ k}\Omega, 3-5 \text{V}$ CEXT > 20 pF, 2-5V Note 1: Alternate pin functions are listed in the Device Overview. 2: Output depends upon RC or RCIO clock mode.

FIGURE 3-5: EXTERNAL RC MODES

In RCIO mode, the RC circuit is connected to OSC1. OSC2 becomes an additional general purpose I/O pin.

The RC oscillator frequency is a function of the supply voltage, the resistor (REXT) and capacitor (CEXT) values and the operating temperature. Other factors affecting the oscillator frequency are:

- threshold voltage variation
- component tolerances
- packaging variations in capacitance

The user also needs to take into account variation due to tolerance of external RC components used.

#### 3.5 Internal Clock Modes

The Oscillator module has two independent, internal oscillators that can be configured or selected as the system clock source.

- 1. The **HFINTOSC** (High-Frequency Internal Oscillator) is factory calibrated and operates at 8 MHz. The frequency of the HFINTOSC can be user-adjusted via software using the OSCTUNE register (Register 3-2).
- 2. The **LFINTOSC** (Low-Frequency Internal Oscillator) is uncalibrated and operates at 31 kHz.

The system clock speed can be selected via software using the Internal Oscillator Frequency Select bits IRCF<2:0> of the OSCCON register.

The system clock can be selected between external or internal clock sources via the System Clock Selection (SCS) bit of the OSCCON register. See **Section 3.6 "Clock Switching"** for more information.

#### 3.5.1 INTOSC AND INTOSCIO MODES

The INTOSC and INTOSCIO modes configure the internal oscillators as the system clock source when the device is programmed using the oscillator selection or the FOSC<2:0> bits in the Configuration Word register (CONFIG). See Section 12.0 "Special Features of the CPU" for more information.

In **INTOSC** mode, OSC1/CLKIN is available for general purpose I/O. OSC2/CLKOUT outputs the selected internal oscillator frequency divided by 4. The CLKOUT signal may be used to provide a clock for external circuitry, synchronization, calibration, test or other application requirements.

In **INTOSCIO** mode, OSC1/CLKIN and OSC2/CLKOUT are available for general purpose I/O.

#### 3.5.2 HFINTOSC

The High-Frequency Internal Oscillator (HFINTOSC) is a factory calibrated 8 MHz internal clock source. The frequency of the HFINTOSC can be altered via software using the OSCTUNE register (Register 3-2).

The output of the HFINTOSC connects to a postscaler and multiplexer (see Figure 3-1). One of seven frequencies can be selected via software using the IRCF<2:0> bits of the OSCCON register. See **Section 3.5.4 "Frequency Select Bits (IRCF)**" for more information.

The HFINTOSC is enabled by selecting any frequency between 8 MHz and 125 kHz by setting the IRCF<2:0> bits of the OSCCON register  $\neq$  000. Then, set the System Clock Source (SCS) bit of the OSCCON register to '1' or enable Two-Speed Start-up by setting the IESO bit in the Configuration Word register (CONFIG) to '1'.

The HF Internal Oscillator (HTS) bit of the OSCCON register indicates whether the HFINTOSC is stable or not.

#### 3.5.2.1 OSCTUNE Register

The HFINTOSC is factory calibrated but can be adjusted in software by writing to the OSCTUNE register (Register 3-2).

The default value of the OSCTUNE register is '0'. The value is a 5-bit two's complement number.

When the OSCTUNE register is modified, the HFINTOSC frequency will begin shifting to the new frequency. Code execution continues during this shift. There is no indication that the shift has occurred.

OSCTUNE does not affect the LFINTOSC frequency. Operation of features that depend on the LFINTOSC clock source frequency, such as the Power-up Timer (PWRT), Watchdog Timer (WDT), Fail-Safe Clock Monitor (FSCM) and peripherals, are *not* affected by the change in frequency.

#### REGISTER 3-2: OSCTUNE: OSCILLATOR TUNING REGISTER

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—	TUN4	TUN3	TUN2	TUN1	TUN0
bit 7		•					bit 0
Legend:							

R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	id as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-5	Unimplemented: Read as '0'
bit 4-0	TUN<4:0>: Frequency Tuning bits
	01111 = Maximum frequency
	01110 =
	•
	•
	•
	00001 = 00000 = Oscillator module is running at the calibrated frequency. 11111 =
	•
	•
	•
	10000 = Minimum frequency

#### 3.5.3 LFINTOSC

The Low-Frequency Internal Oscillator (LFINTOSC) is an uncalibrated 31 kHz internal clock source.

The output of the LFINTOSC connects to a postscaler and multiplexer (see Figure 3-1). Select 31 kHz, via software, using the IRCF<2:0> bits of the OSCCON register. See **Section 3.5.4 "Frequency Select Bits (IRCF)**" for more information. The LFINTOSC is also the frequency for the Power-up Timer (PWRT), Watchdog Timer (WDT) and Fail-Safe Clock Monitor (FSCM).

The LFINTOSC is enabled by selecting 31 kHz (IRCF<2:0> bits of the OSCCON register = 000) as the system clock source (SCS bit of the OSCCON register = 1), or when any of the following are enabled:

- Two-Speed Start-up IESO bit of the Configuration Word register = 1 and IRCF<2:0> bits of the OSCCON register = 000
- Power-up Timer (PWRT)
- Watchdog Timer (WDT)
- Fail-Safe Clock Monitor (FSCM)

The LF Internal Oscillator (LTS) bit of the OSCCON register indicates whether the LFINTOSC is stable or not.

#### 3.5.4 FREQUENCY SELECT BITS (IRCF)

The output of the 8 MHz HFINTOSC and 31 kHz LFINTOSC connects to a postscaler and multiplexer (see Figure 3-1). The Internal Oscillator Frequency Select bits IRCF<2:0> of the OSCCON register select the frequency output of the internal oscillators. One of eight frequencies can be selected via software:

- 8 MHz
- 4 MHz (Default after Reset)
- 2 MHz
- 1 MHz
- 500 kHz
- 250 kHz
- 125 kHz
- 31 kHz (LFINTOSC)

Note:	Following any Reset, the IRCF<2:0> bits of
	the OSCCON register are set to '110' and
	the frequency selection is set to 4 MHz.
	The user can modify the IRCF bits to
	select a different frequency.

#### 3.5.5 HF AND LF INTOSC CLOCK SWITCH TIMING

When switching between the LFINTOSC and the HFINTOSC, the new oscillator may already be shut down to save power (see Figure 3-6). If this is the case, there is a delay after the IRCF<2:0> bits of the OSCCON register are modified before the frequency selection takes place. The LTS and HTS bits of the OSCCON register will reflect the current active status of the LFINTOSC and HFINTOSC oscillators. The timing of a frequency selection is as follows:

- 1. IRCF<2:0> bits of the OSCCON register are modified.
- 2. If the new clock is shut down, a clock start-up delay is started.
- 3. Clock switch circuitry waits for a falling edge of the current clock.
- 4. CLKOUT is held low and the clock switch circuitry waits for a rising edge in the new clock.
- CLKOUT is now connected with the new clock. LTS and HTS bits of the OSCCON register are updated as required.
- 6. Clock switch is complete.

See Figure 3-1 for more details.

If the internal oscillator speed selected is between 8 MHz and 125 kHz, there is no start-up delay before the new frequency is selected. This is because the old and new frequencies are derived from the HFINTOSC via the postscaler and multiplexer.

Start-up delay specifications are located in the *Electrical Specifications Chapter of this data sheet, under AC Specifications (Oscillator Module).* 

<sup>© 2007</sup> Microchip Technology Inc.

FIGURE 3-6:	INTERNAL OSCILLATOR SWITCH TIMING
HF → LF <sup>(1)</sup> HFINTOSC →	LFINTOSC (FSCM and WDT disabled)
HFINTOSC	Start-up Time 2-cycle Sync Running
LFINTOSC	
IRCF <2:0>	$\neq 0$ $X = 0$
System Clock	
Note 1: Whe	n going from LF to HF.
HFINTOSC	LFINTOSC (Either FSCM or WDT enabled)
HFINTOSC	
LFINTOSC	
IRCF <2:0>	$\neq 0$ $\chi = 0$
System Clock	
LFINTOSC →	HFINTOSC LFINTOSC turns off unless WDT or FSCM is enabled
LFINTOSC	Start-up Time 2-cycle Sync Running
HFINTOSC	
IRCF <2:0>	$= 0 \qquad \neq 0$
System Clock	

#### 3.6 Clock Switching

The system clock source can be switched between external and internal clock sources via software using the System Clock Select (SCS) bit of the OSCCON register.

#### 3.6.1 SYSTEM CLOCK SELECT (SCS) BIT

The System Clock Select (SCS) bit of the OSCCON register selects the system clock source that is used for the CPU and peripherals.

- When the SCS bit of the OSCCON register = 0, the system clock source is determined by configuration of the FOSC<2:0> bits in the Configuration Word register (CONFIG).
- When the SCS bit of the OSCCON register = 1, the system clock source is chosen by the internal oscillator frequency selected by the IRCF<2:0> bits of the OSCCON register. After a Reset, the SCS bit of the OSCCON register is always cleared.
- Note: Any automatic clock switch, which may occur from Two-Speed Start-up or Fail-Safe Clock Monitor, does not update the SCS bit of the OSCCON register. The user can monitor the OSTS bit of the OSCCON register to determine the current system clock source.

### 3.6.2 OSCILLATOR START-UP TIME-OUT STATUS (OSTS) BIT

The Oscillator Start-up Time-out Status (OSTS) bit of the OSCCON register indicates whether the system clock is running from the external clock source, as defined by the FOSC<2:0> bits in the Configuration Word register (CONFIG), or from the internal clock source. In particular, OSTS indicates that the Oscillator Start-up Timer (OST) has timed out for LP, XT or HS modes.

#### 3.7 Two-Speed Clock Start-up Mode

Two-Speed Start-up mode provides additional power savings by minimizing the latency between external oscillator start-up and code execution. In applications that make heavy use of the Sleep mode, Two-Speed Start-up will remove the external oscillator start-up time from the time spent awake and can reduce the overall power consumption of the device.

This mode allows the application to wake-up from Sleep, perform a few instructions using the INTOSC as the clock source and go back to Sleep without waiting for the primary oscillator to become stable.

Note:	Executing a SLEEP instruction will abort
	the oscillator start-up time and will cause
	the OSTS bit of the OSCCON register to
	remain clear.

When the Oscillator module is configured for LP, XT or HS modes, the Oscillator Start-up Timer (OST) is enabled (see **Section 3.4.1 "Oscillator Start-up Timer (OST)**"). The OST will suspend program execution until 1024 oscillations are counted. Two-Speed Start-up mode minimizes the delay in code execution by operating from the internal oscillator as the OST is counting. When the OST count reaches 1024 and the OSTS bit of the OSCCON register is set, program execution switches to the external oscillator.

### 3.7.1 TWO-SPEED START-UP MODE CONFIGURATION

Two-Speed Start-up mode is configured by the following settings:

- IESO (of the Configuration Word register) = 1; Internal/External Switchover bit (Two-Speed Start-up mode enabled).
- SCS (of the OSCCON register) = 0.
- FOSC<2:0> bits in the Configuration Word register (CONFIG) configured for LP, XT or HS mode.

Two-Speed Start-up mode is entered after:

- Power-on Reset (POR) and, if enabled, after Power-up Timer (PWRT) has expired, or
- Wake-up from Sleep.

If the external clock oscillator is configured to be anything other than LP, XT or HS mode, then Two-Speed Start-up is disabled. This is because the external clock oscillator does not require any stabilization time after POR or an exit from Sleep.

#### 3.7.2 TWO-SPEED START-UP SEQUENCE

- 1. Wake-up from Power-on Reset or Sleep.
- 2. Instructions begin execution by the internal oscillator at the frequency set in the IRCF<2:0> bits of the OSCCON register.
- 3. OST enabled to count 1024 clock cycles.
- 4. OST timed out, wait for falling edge of the internal oscillator.
- 5. OSTS is set.
- 6. System clock held low until the next falling edge of new clock (LP, XT or HS mode).
- 7. System clock is switched to external clock source.

<sup>© 2007</sup> Microchip Technology Inc.

#### 3.7.3 CHECKING TWO-SPEED CLOCK STATUS

Checking the state of the OSTS bit of the OSCCON register will confirm if the microcontroller is running from the external clock source, as defined by the FOSC<2:0> bits in the Configuration Word register (CONFIG), or the internal oscillator.


FIGURE 3-7:	TWO-SPEED START-UP	
HFINTOSC /		
OSC1 -		
OSC2 -		
Program Counter	PC - N 5 PC X PC + 1 X	
System Clock		

Downloaded from Arrow.com.

#### 3.8 Fail-Safe Clock Monitor

The Fail-Safe Clock Monitor (FSCM) allows the device to continue operating should the external oscillator fail. The FSCM can detect oscillator failure any time after the Oscillator Start-up Timer (OST) has expired. The FSCM is enabled by setting the FCMEN bit in the Configuration Word register (CONFIG). The FSCM is applicable to all external oscillator modes (LP, XT, HS, EC, RC and RCIO).

FIGURE 3-8: FSCM BLOCK DIAGRAM



#### 3.8.1 FAIL-SAFE DETECTION

The FSCM module detects a failed oscillator by comparing the external oscillator to the FSCM sample clock. The sample clock is generated by dividing the LFINTOSC by 64. See Figure 3-8. Inside the fail detector block is a latch. The external clock sets the latch on each falling edge of the external clock. The sample clock clears the latch on each rising edge of the sample clock. A failure is detected when an entire half-cycle of the sample clock elapses before the primary clock goes low.

#### 3.8.2 FAIL-SAFE OPERATION

When the external clock fails, the FSCM switches the device clock to an internal clock source and sets the bit flag OSFIF of the PIR1 register. Setting this flag will generate an interrupt if the OSFIE bit of the PIE1 register is also set. The device firmware can then take steps to mitigate the problems that may arise from a failed clock. The system clock will continue to be sourced from the internal clock source until the device firmware successfully restarts the external oscillator and switches back to external operation.

The internal clock source chosen by the FSCM is determined by the IRCF<2:0> bits of the OSCCON register. This allows the internal oscillator to be configured before a failure occurs.

#### 3.8.3 FAIL-SAFE CONDITION CLEARING

The Fail-Safe condition is cleared after a Reset, executing a SLEEP instruction or toggling the SCS bit of the OSCCON register. When the SCS bit is toggled, the OST is restarted. While the OST is running, the device continues to operate from the INTOSC selected in OSCCON. When the OST times out, the Fail-Safe condition is cleared and the device will be operating from the external clock source. The Fail-Safe condition must be cleared before the OSFIF flag can be cleared.

#### 3.8.4 RESET OR WAKE-UP FROM SLEEP

The FSCM is designed to detect an oscillator failure after the Oscillator Start-up Timer (OST) has expired. The OST is used after waking up from Sleep and after any type of Reset. The OST is not used with the EC or RC Clock modes so that the FSCM will be active as soon as the Reset or wake-up has completed. When the FSCM is enabled, the Two-Speed Start-up is also enabled. Therefore, the device will always be executing code while the OST is operating.

Note:	Due to the wide range of oscillator start-up times, the Fail-Safe circuit is not active during oscillator start-up (i.e., after exiting Reset or Sleep). After an appropriate amount of time, the user should check the OSTS bit of the OSCCON register to verify the oscillator start-up and that the system clock switchover has successfully completed.
-------	--

<sup>© 2007</sup> Microchip Technology Inc.

#### FIGURE 3-9: FSCM TIMING DIAGRAM




TABLE 3-2:	SUMMARY OF REGISTERS ASSOCIATED WITH CLOCK SOURCES	

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets <sup>(1)</sup>
CONFIG <sup>(2)</sup>	CPD	CP	MCLRE	PWRTE	WDTE	FOSC2	FOSC1	FOSC0	_	_
INTCON	GIE	PEIE	TOIE	INTE	GPIE	T0IF	INTF	GPIF	0000 0000	0000 000x
OSCCON	_	IRCF2	IRCF1	IRCF0	OSTS	HTS	LTS	SCS	-110 x000	-110 x000
OSCTUNE	_	_	—	TUN4	TUN3	TUN2	TUN1	TUN0	0 0000	u uuuu
PIE1	EEIE	ADIE	CCP1IE	_	CMIE	OSFIE	TMR2IE	TMR1IE	000- 0000	000- 0000
PIR1	EEIF	ADIF	CCP1IF		CMIF	OSFIF	TMR2IF	TMR1IF	000- 0000	000- 0000

Legend: x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by oscillators.

Note 1: Other (non Power-up) Resets include MCLR Reset and Watchdog Timer Reset during normal operation.

2: See Configuration Word register (Register 12-1) for operation of all register bits.

#### 4.0 GPIO PORT

There are as many as six general purpose I/O pins available. Depending on which peripherals are enabled, some or all of the pins may not be available as general purpose I/O. In general, when a peripheral is enabled, the associated pin may not be used as a general purpose I/O pin.

#### 4.1 GPIO and the TRISIO Registers

GPIO is a 6-bit wide, bidirectional port. The corresponding data direction register is TRISIO. Setting a TRISIO bit (= 1) will make the corresponding GPIO pin an input (i.e., put the corresponding output driver in a High-Impedance mode). Clearing a TRISIO bit (= 0) will make the corresponding GPIO pin an output (i.e., put the contents of the output latch on the selected pin). An exception is GP3, which is input only and its TRISIO bit will always read as '1'. Example 4-1 shows how to initialize GPIO.

Reading the GPIO register reads the status of the pins, whereas writing to it will write to the PORT latch. All write operations are read-modify-write operations. Therefore, a write to a port implies that the port pins are read, this value is modified and then written to the PORT data latch. GP3 reads '0' when MCLRE = 1.

The TRISIO register controls the direction of the GPIO pins, even when they are being used as analog inputs. The user must ensure the bits in the TRISIO register are maintained set when using them as analog inputs. I/O pins configured as analog input always read '0'.

Note:	The ANSEL and CMCON0 registers must					
	be initialized to configure an analog					
	channel as a digital input. Pins configured					
	as analog inputs will read '0'.					

#### EXAMPLE 4-1: INITIALIZING GPIO

BANKSEL	GPIO	;
CLRF	GPIO	;Init GPIO
MOVLW	07h	;Set GP<2:0> to
MOVWF	CMCONO	;digital I/O
BANKSEL	ANSEL	;
CLRF	ANSEL	;digital I/O
MOVLW	0Ch	;Set GP<3:2> as inputs
MOVLWF	TPISIO	;and set GP<5:4 1:0>
MOVWF	TRISIO	;and set GP<5:4,1:0> ;as outputs

#### REGISTER 4-1: GPIO: GENERAL PURPOSE I/O REGISTER

-n = Value at PO	R	'1' = Bit is set		'0' = Bit is clear	ed	x = Bit is unkno	wn
R = Readable bit W = Writable bit			U = Unimplemented bit, read as '0'				
Legend:							
bit 7							bit
h:+ 7		0.0	011	0.0	0.2	0.1	
_	_	GP5	GP4	GP3	GP2	GP1	GP0
U-0	U-0	R/W-x	R/W-0	R-x	R/W-0	R/W-0	R/W-0

DIT 7-6	Unimplemented: Read as (
bit 5-0	GP<5:0>: GPIO I/O Pin bit
	1 = Port pin is > VIH
	0 = Port pin is < VIL

#### REGISTER 4-2: TRISIO GPIO TRI-STATE REGISTER

U-0	U-0	R/W-1	R/W-1	R-1	R/W-1	R/W-1	R/W-1
—		TRISIO5 <sup>(2,3)</sup>	TRISIO4 <sup>(2)</sup>	TRISIO3 <sup>(1)</sup>	TRISIO2	TRISIO1	TRISIO0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as	'0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-6	Unimplemented: Read as '0'
bit 5:4	<b>TRISIO&lt;5:4&gt;:</b> GPIO Tri-State Control bit 1 = GPIO pin configured as an input (tri-stated) 0 = GPIO pin configured as an output
bit 3	TRISIO<3>: GPIO Tri-State Control bit Input only
bit 2:0	<b>TRISIO&lt;2:0&gt;:</b> GPIO Tri-State Control bit 1 = GPIO pin configured as an input (tri-stated) 0 = GPIO pin configured as an output

- Note 1: TRISIO<3> always reads '1'.
  - 2: TRISIO<5:4> always reads '1' in XT, HS and LP OSC modes.
  - 3: TRISIO<5> always reads '1' in RC and RCIO and EC modes.

#### 4.2 Additional Pin Functions

Every GPIO pin on the PIC12F683 has an interrupt-on-change option and a weak pull-up option. GP0 has an Ultra Low-Power Wake-up option. The next three sections describe these functions.

#### 4.2.1 ANSEL REGISTER

The ANSEL register is used to configure the Input mode of an I/O pin to analog. Setting the appropriate ANSEL bit high will cause all digital reads on the pin to be read as '0' and allow analog functions on the pin to operate correctly.

The state of the ANSEL bits has no affect on digital output functions. A pin with TRIS clear and ANSEL set will still operate as a digital output, but the Input mode will be analog. This can cause unexpected behavior when executing read-modify-write instructions on the affected port.

#### 4.2.2 WEAK PULL-UPS

Each of the GPIO pins, except GP3, has an individually configurable internal weak pull-up. Control bits WPUx enable or disable each pull-up. Refer to Register 4-4. Each weak pull-up is automatically turned off when the port pin is configured as an output. The pull-ups are disabled on a Power-on Reset by the GPPU bit of the OPTION register). A weak pull-up is automatically enabled for GP3 when configured as MCLR and disabled when GP3 is an I/O. There is no software control of the MCLR pull-up.

#### 4.2.3 INTERRUPT-ON-CHANGE

Each of the GPIO pins is individually configurable as an interrupt-on-change pin. Control bits IOCx enable or disable the interrupt function for each pin. Refer to Register 4-5. The interrupt-on-change is disabled on a Power-on Reset.

For enabled interrupt-on-change pins, the values are compared with the old value latched on the last read of GPIO. The 'mismatch' outputs of the last read are OR'd together to set the GPIO Change Interrupt Flag bit (GPIF) in the INTCON register (Register 2-3).

This interrupt can wake the device from Sleep. The user, in the Interrupt Service Routine, clears the interrupt by:

- a) Any read or write of GPIO. This will end the mismatch condition, then,
- b) Clear the flag bit GPIF.

A mismatch condition will continue to set flag bit GPIF. Reading GPIO will end the mismatch condition and allow flag bit GPIF to be cleared. The latch holding the last read value is not affected by a MCLR nor Brown-out Reset. After these resets, the GPIF flag will continue to be set if a mismatch is present.

Note: If a change on the I/O pin should occur when any GPIO operation is being executed, then the GPIF interrupt flag may not get set.

U-0	R/W-0	R/W-0	R/W-0	R/W-1	R/W-1	R/W-1	R/W-1			
_	ADCS2	ADCS1	ADCS0	ANS3	ANS2	ANS1	ANS0			
bit 7							bit C			
<u> </u>										
Legend:										
R = Readable bit W = Writable bit			U = Unimplemented bit, read as '0'							
-n = Value at POR		'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown				
bit 7	Unimpleme	Unimplemented: Read as '0'								
bit 6-4	ADCS<2:0>	ADCS<2:0>: A/D Conversion Clock Select bits								
	000 = Fosc/	000 = FOSC/2								
		001 = FOSC/8								
		010 = Fosc/32								
	```	$x_{11} = FRC$ (clock derived from a dedicated internal oscillator = 500 kHz max)								
		100 = Fosc/4 101 = Fosc/16								
		101 = FOSC/64								
bit 3-0		Analog Select bits								
bit 0-0		ct between analog of	digital function	n on nins AN-3.(	> respectively					
		nput. Pin is assigned			, 100p001101j.					
	-	O. Pin is assigned to								
Note 1:	0 1	n analog input autom	•	0 1		•				
	ii avaiiable. The c	corresponding TRIS	ni musi be set	to input mode in	order to allow ex	lemai control ol	the voltage on			

#### REGISTER 4-3: ANSEL: ANALOG SELECT REGISTER

the pin.

U-0	U-0	R/W-1	R/W-1	U-0	R/W-1	R/W-1	R/W-1
_	_	WPU5	WPU4		WPU2	WPU1	WPU0
bit 7			•				bit
Legend:							
R = Readable bit    W = Writable bit			U = Unimplemented bit, read as '0'				
-n = Value at POR		'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown	
bit 7-6	Unimplemen	ited: Read as '	כ'				
bit 5-4	WPU<5:4>: Weak Pull-up Control bits						
<ul><li>1 = Pull-up enabled</li><li>0 = Pull-up disabled</li></ul>							
bit 3	Unimplemen	Unimplemented: Read as '0'					
bit 2-0	WPU<2:0>: Weak Pull-up Control bits						

#### REGISTER 4-4: WPU: WEAK PULL-UP REGISTER

0 = Pull-up disabled

1 = Pull-up enabled

**Note 1:** Global GPPU must be enabled for individual pull-ups to be enabled.

- 2: The weak pull-up device is automatically disabled if the pin is in Output mode (TRISIO = 0).
- 3: The GP3 pull-up is enabled when configured as MCLR and disabled as an I/O in the Configuration Word.
- 4: WPU<5:4> always reads '1' in XT, HS and LP OSC modes.

#### REGISTER 4-5: IOC: INTERRUPT-ON-CHANGE GPIO REGISTER

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	IOC5	IOC4	IOC3	IOC2	IOC1	IOC0
bit 7							bit 0

Legend:				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 7-6 Unimplemented: Read as '0'

bit 5-0 **IOC<5:0>:** Interrupt-on-change GPIO Control bits

1 = Interrupt-on-change enabled

0 = Interrupt-on-change disabled

Note 1: Global Interrupt Enable (GIE) must be enabled for individual interrupts to be recognized.

2: IOC<5:4> always reads '0' in XT, HS and LP OSC modes.

#### 4.2.4 ULTRA LOW-POWER WAKE-UP

The Ultra Low-Power Wake-up (ULPWU) on GP0 allows a slow falling voltage to generate an interrupt-on-change on GP0 without excess current consumption. The mode is selected by setting the ULPWUE bit of the PCON register. This enables a small current sink which can be used to discharge a capacitor on GP0.

To use this feature, the GP0 pin is configured to output '1' to charge the capacitor, interrupt-on-change for GP0 is enabled and GP0 is configured as an input. The ULP-WUE bit is set to begin the discharge and a SLEEP instruction is performed. When the voltage on GP0 drops below VIL, an interrupt will be generated which will cause the device to wake-up. Depending on the state of the GIE bit of the INTCON register, the device will either jump to the interrupt vector (0004h) or execute the next instruction when the interrupt event occurs. See Section 4.2.3 "Interrupt-on-Change" and Section 12.4.3 "GPIO Interrupt" for more information.

This feature provides a low-power technique for periodically waking up the device from Sleep. The time-out is dependent on the discharge time of the RC circuit on GP0. See Example 4-2 for initializing the Ultra Low-Power Wake-up module.

The series resistor provides overcurrent protection for the GP0 pin and can allow for software calibration of the time-out (see Figure 4-1). A timer can be used to measure the charge time and discharge time of the capacitor. The charge time can then be adjusted to provide the desired interrupt delay. This technique will compensate for the affects of temperature, voltage and component accuracy. The Ultra Low-Power Wake-up peripheral can also be configured as a simple Programmable Low-Voltage Detect or temperature sensor.

Note:	For more information, refer to the Applica-							
	tion Note AN879, "Using the Microchip							
	Ultra Low-Power Wake-up Module"							
	(DS00879).							

#### EXAMPLE 4-2:

#### ULTRA LOW-POWER WAKE-UP INITIALIZATION

BANKSEL	CMCON0	;
MOVLW	H'7'	;Turn off
MOVWF	CMCON0	;comparators
BANKSEL	ANSEL	;
BCF	ANSEL,0	;RA0 to digital I/O
BCF	TRISA,0	;Output high to
BANKSEL	PORTA	;
BSF	PORTA,0	;charge capacitor
CALL	CapDelay	;
BANKSEL	PCON	;
BSF	PCON,ULPWUE	;Enable ULP Wake-up
BSF	IOCA,0	;Select RA0 IOC
BSF	TRISA,0	;RA0 to input
MOVLW	B'10001000'	;Enable interrupt
MOVWF	INTCON	; and clear flag
SLEEP		;Wait for IOC
NOP		;

<sup>© 2007</sup> Microchip Technology Inc.


## 4.2.5 PIN DESCRIPTIONS AND DIAGRAMS

Each GPIO pin is multiplexed with other functions. The pins and their combined functions are briefly described here. For specific information about individual functions such as the comparator or the ADC, refer to the appropriate section in this data sheet.

#### 4.2.5.1 GP0/AN0/CIN+/ICSPDAT/ULPWU

Figure 4-1 shows the diagram for this pin. The GP0 pin is configurable to function as one of the following:

- a general purpose I/O
- an analog input for the ADC
- an analog input to the comparator
- In-Circuit Serial Programming<sup>™</sup> data
- · an analog input to the Ultra Low-Power Wake-up



#### FIGURE 4-1: BLOCK DIAGRAM OF GP0

DS41211D-page 36


#### 4.2.5.2 GP1/AN1/CIN-/VREF/ICSPCLK

Figure 4-2 shows the diagram for this pin. The GP1 pin is configurable to function as one of the following:

- a general purpose I/O
- an analog input for the ADC
- a analog input to the comparator
- a voltage reference input for the ADC
- In-Circuit Serial Programming clock

#### FIGURE 4-2:


#### BLOCK DIAGRAM OF GP1



#### 4.2.5.3 GP2/AN2/T0CKI/INT/COUT/CCP1

Figure 4-3 shows the diagram for this pin. The GP2 pin is configurable to function as one of the following:


- a general purpose I/O
- an analog input for the ADC
- the clock input for Timer0
- an external edge triggered interrupt
- a digital output from the Comparator
- a digital input/output for the CCP (refer to Section 11.0 "Capture/Compare/PWM (CCP) Module").



#### 4.2.5.4 GP3/MCLR/VPP

Figure 4-4 shows the diagram for this pin. The GP3 pin is configurable to function as one of the following:


- a general purpose input
- · as Master Clear Reset with weak pull-up




#### 4.2.5.5 GP4/AN3/T1G/OSC2/CLKOUT

Figure 4-5 shows the diagram for this pin. The GP4 pin is configurable to function as one of the following:

- a general purpose I/O
- an analog input for the ADC
- a Timer1 gate input
- · a crystal/resonator connection
- · a clock output



#### **BLOCK DIAGRAM OF GP4**




#### 4.2.5.6 GP5/T1CKI/OSC1/CLKIN

Figure 4-6 shows the diagram for this pin. The GP5 pin is configurable to function as one of the following:

- a general purpose I/O
- a Timer1 clock input
- a crystal/resonator connection
- · a clock input

#### FIGURE 4-6:

#### BLOCK DIAGRAM OF GP5



#### TABLE 4-1: SUMMARY OF REGISTERS ASSOCIATED WITH GPIO

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
ANSEL		ADCS2	ADCS1	ADCS0	ANS3	ANS2	ANS1	ANS0	-000 1111	-000 1111
CCP1CON	_	_	DC1B1	DC1B0	CCP1M3	CCP1M2	CCP1M1	CCP1M0	00 0000	00 0000
CMCON0	_	COUT	_	CINV	CIS	CM2	CM1	CM0	-0-0 0000	-0-0 0000
PCON	_	_	ULPWUE	SBOREN	_	_	POR	BOR	01qq	0uuu
INTCON	GIE	PEIE	TOIE	INTE	GPIE	T0IF	INTF	GPIF	0000 0000	0000 000x
IOC	_	_	IOC5	IOC4	IOC3	IOC2	IOC1	IOC0	00 0000	00 0000
OPTION_REG	GPPU	INTEDG	TOCS	T0SE	PSA	PS2	PS1	PS0	1111 1111	1111 1111
GPIO	_	_	GP5	GP4	GP3	GP2	GP1	GP0	xx xxxx	x0 x000
T1CON	T1GINV	TMR1GE	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N	0000 0000	0000 0000
TRISIO	_	_	TRISIO5	TRISIO4	TRISIO3	TRISIO2	TRISIO1	TRISIO0	11 1111	11 1111
WPU	_	_	WPU5	WPU4	—	WPU2	WPU1	WPU0	11 -111	11 -111

Legend: x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by GPIO.

© 2007 Microchip Technology Inc.

NOTES:

## 5.0 TIMER0 MODULE

The Timer0 module is an 8-bit timer/counter with the following features:

- 8-bit timer/counter register (TMR0)
- 8-bit prescaler (shared with Watchdog Timer)
- Programmable internal or external clock source
- Programmable external clock edge selection
- Interrupt on overflow

Figure 5-1 is a block diagram of the Timer0 module.

#### 5.1 Timer0 Operation

When used as a timer, the Timer0 module can be used as either an 8-bit timer or an 8-bit counter.

#### 5.1.1 8-BIT TIMER MODE

When used as a timer, the Timer0 module will increment every instruction cycle (without prescaler). Timer mode is selected by clearing the T0CS bit of the OPTION register to '0'.


When TMR0 is written, the increment is inhibited for two instruction cycles immediately following the write.

Note: The value written to the TMR0 register can be adjusted, in order to account for the two instruction cycle delay when TMR0 is written.

#### 5.1.2 8-BIT COUNTER MODE

When used as a counter, the Timer0 module will increment on every rising or falling edge of the T0CKI pin. The incrementing edge is determined by the T0SE bit of the OPTION register. Counter mode is selected by setting the T0CS bit of the OPTION register to '1'.

#### FIGURE 5-1: BLOCK DIAGRAM OF THE TIMER0/WDT PRESCALER



## 5.1.3 SOFTWARE PROGRAMMABLE PRESCALER

A single software programmable prescaler is available for use with either Timer0 or the Watchdog Timer (WDT), but not both simultaneously. The prescaler assignment is controlled by the PSA bit of the OPTION register. To assign the prescaler to Timer0, the PSA bit must be cleared to a '0'.

There are 8 prescaler options for the Timer0 module ranging from 1:2 to 1:256. The prescale values are selectable via the PS<2:0> bits of the OPTION register. In order to have a 1:1 prescaler value for the Timer0 module, the prescaler must be assigned to the WDT module.

The prescaler is not readable or writable. When assigned to the Timer0 module, all instructions writing to the TMR0 register will clear the prescaler.

When the prescaler is assigned to WDT, a CLRWDT instruction will clear the prescaler along with the WDT.

#### 5.1.3.1 Switching Prescaler Between Timer0 and WDT Modules

As a result of having the prescaler assigned to either Timer0 or the WDT, it is possible to generate an unintended device Reset when switching prescaler values. When changing the prescaler assignment from Timer0 to the WDT module, the instruction sequence shown in Example 5-1, must be executed.

## EXAMPLE 5-1: CHANGING PRESCALER (TIMER0 $\rightarrow$ WDT)

BANKSEL CLRWDT	TMR 0	; ;Clear WDT
CLRF	TMR0	;Clear TMR0 and
		;prescaler
BANKSEL	OPTION_REG	;
BSF	OPTION_REG, PSA	;Select WDT
CLRWDT		;
		;
MOVLW	b'11111000'	;Mask prescaler
ANDWF	OPTION_REG,W	;bits
IORLW	b'00000101'	;Set WDT prescaler
MOVWF	OPTION_REG	;to 1:32

When changing the prescaler assignment from the WDT to the Timer0 module, the following instruction sequence must be executed (see Example 5-2).

EXAMPLE 5-2:	CHANGING PRESCALER
	(WDT $\rightarrow$ TIMER0)

CLRWDT		;Clear WDT and ;prescaler
BANKSEL	OPTION REG	;
MOVLW	b'11110000'	;Mask TMR0 select and
ANDWF	OPTION_REG,W	;prescaler bits
IORLW	b'00000011'	;Set prescale to 1:16
MOVWF	OPTION_REG	;

#### 5.1.4 TIMER0 INTERRUPT

Timer0 will generate an interrupt when the TMR0 register overflows from FFh to 00h. The T0IF interrupt flag bit of the INTCON register is set every time the TMR0 register overflows, regardless of whether or not the Timer0 interrupt is enabled. The T0IF bit must be cleared in software. The Timer0 interrupt enable is the T0IE bit of the INTCON register.

Note:	The Timer0 interrupt cannot wake the
	processor from Sleep since the timer is frozen during Sleep.
	5 1

## 5.1.5 USING TIMER0 WITH AN EXTERNAL CLOCK

When Timer0 is in Counter mode, the synchronization of the T0CKI input and the Timer0 register is accomplished by sampling the prescaler output on the Q2 and Q4 cycles of the internal phase clocks. Therefore, the high and low periods of the external clock source must meet the timing requirements as shown in the **Section 15.0 "Electrical Specifications"**.

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
GPPU	INTEDG	T0CS	TOSE	PSA	PS2	PS1	PS0
bit 7	L						bit
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimplei	mented bit, rea	d as '0'	
-n = Value at	POR	'1' = Bit is se	t	'0' = Bit is cle	ared	x = Bit is unki	nown
bit 7	GPPU: GPIO	Pull-up Enabl	e bit				
	1 = GPIO pul	l-ups are disab	led				
	0 = GPIO pul	l-ups are enab	led by individ	ual PORT latch	values in WPL	J register	
bit 6	INTEDG: Inte	errupt Edge Se	lect bit				
	1 = Interrupt	on rising edge	of INT pin				
	0 = Interrupt	on falling edge	of INT pin				
bit 5	TOCS: Timer(	Clock Source	e Select bit				
	1 = Transitior	n on T0CKI pin					
		nstruction cycle		/4)			
bit 4	TOSE: Timer(	) Source Edge	Select bit				
	1 = Incremen	t on high-to-lov	w transition or	n T0CKI pin			
	0 = Incremen	t on low-to-hig	h transition or	n T0CKI pin			
bit 3	PSA: Prescal	ler Assignmen	bit				
	1 = Prescaler	is assigned to	the WDT				
		is assigned to		nodule			
bit 2-0	<b>PS&lt;2:0&gt;:</b> Pre	escaler Rate S	elect bits				
	BIT	VALUE TIMERO	RATE WDT RA	TE			
	0	000 1:2	1:1				
		01 1:4					
		10 1:8	1:4				
		11 1:1					
		00 1:3					
		01 1:6	-				
		10 1:1:		2			
		10 1 : 1 11 1 : 2		3			

#### REGISTER 5-1: OPTION\_REG: OPTION REGISTER

Note 1: A dedicated 16-bit WDT postscaler is available. See Section 12.6 "Watchdog Timer (WDT)" for more information.

#### TABLE 5-1: SUMMARY OF REGISTERS ASSOCIATED WITH TIMER0

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
TMR0	Timer0 M	imer0 Module Register								uuuu uuuu
INTCON	GIE	PEIE	TOIE	INTE	GPIE	T0IF	INTF	GPIF	0000 0000	0000 000x
OPTION_REG	GPPU	INTEDG	T0CS	T0SE	PSA	PS2	PS1	PS0	1111 1111	1111 1111
TRISIO	—	—	TRISI05	TRISIO4	TRISIO3	TRISIO2	TRISIO1	TRISIO0	11 1111	11 1111

Legend: -= Unimplemented locations, read as '0', u = unchanged, x = unknown. Shaded cells are not used by the Timer0 module.

© 2007 Microchip Technology Inc.

#### 6.0 TIMER1 MODULE WITH GATE CONTROL

The Timer1 module is a 16-bit timer/counter with the following features:

- 16-bit timer/counter register pair (TMR1H:TMR1L)
- · Programmable internal or external clock source
- 3-bit prescaler
- · Optional LP oscillator
- · Synchronous or asynchronous operation
- · Timer1 gate (count enable) via comparator or T1G pin
- · Interrupt on overflow
- · Wake-up on overflow (external clock, Asynchronous mode only)
- Special Event Trigger (with CCP)
- · Comparator output synchronization to Timer1 clock

Figure 6-1 is a block diagram of the Timer1 module.

#### TMR1GE T1GINV TMR10N Set flag bit TMR1IF on To Comparator Module Timer1 Clock Overflow TMR1<sup>(2)</sup> Synchronized 0 E٨ clock input TMR1H TMR1L Oscillator (1) T1SYNC OSC1/T1CKI 1 Synchronize<sup>(3)</sup> Prescaler 1, 2, 4, 8 Fosc/4 / det 0 Internal Clock OSC2/T1G 🗙 / 2 T1CKPS<1:0> TMR1CS 1 INTOSC Without CLKOUT COUT 0 T1OSCEN T1GSS Note 1: ST Buffer is low power type when using LP oscillator, or high speed type when using T1CKI. Timer1 register increments on rising edge.

#### FIGURE 6-1: TIMER1 BLOCK DIAGRAM

#### 6.1 **Timer1 Operation**

The Timer1 module is a 16-bit incrementing counter which is accessed through the TMR1H:TMR1L register pair. Writes to TMR1H or TMR1L directly update the counter.

When used with an internal clock source, the module is a timer. When used with an external clock source, the module can be used as either a timer or counter.

#### 6.2 **Clock Source Selection**

The TMR1CS bit of the T1CON register is used to select the clock source. When TMR1CS = 0, the clock source is FOSC/4. When TMR1CS = 1, the clock source is supplied externally.

Clock Source	TMR1CS
Fosc/4	0
T1CKI pin	1

3: Synchronize does not operate while in Sleep.

2:

#### 6.2.1 INTERNAL CLOCK SOURCE

When the internal clock source is selected the TMR1H:TMR1L register pair will increment on multiples of TCY as determined by the Timer1 prescaler.

#### 6.2.2 EXTERNAL CLOCK SOURCE

When the external clock source is selected, the Timer1 module may work as a timer or a counter.

When counting, Timer1 is incremented on the rising edge of the external clock input T1CKI. In addition, the Counter mode clock can be synchronized to the microcontroller system clock or run asynchronously.

If an external clock oscillator is needed (and the microcontroller is using the INTOSC without CLKOUT), Timer1 can use the LP oscillator as a clock source.

Note:	In Counter mode, a falling edge must be
	registered by the counter prior to the first
	incrementing rising edge.

#### 6.3 Timer1 Prescaler

Timer1 has four prescaler options allowing 1, 2, 4 or 8 divisions of the clock input. The T1CKPS bits of the T1CON register control the prescale counter. The prescale counter is not directly readable or writable; however, the prescaler counter is cleared upon a write to TMR1H or TMR1L.

#### 6.4 Timer1 Oscillator

A low-power 32.768 kHz crystal oscillator is built-in between pins OSC1 (input) and OSC2 (amplifier output). The oscillator is enabled by setting the T1OSCEN control bit of the T1CON register. The oscillator will continue to run during Sleep.

The Timer1 oscillator is shared with the system LP oscillator. Thus, Timer1 can use this mode only when the primary system clock is derived from the internal oscillator or when in LP oscillator mode. The user must provide a software time delay to ensure proper oscillator start-up.

TRISIO<5:4> bits are set when the Timer1 oscillator is enabled. GP5 and GP4 bits read as '0' and TRISIO5 and TRISIO4 bits read as '1'.

Note:	The oscillator requires a start-up and
	stabilization time before use. Thus,
	T1OSCEN should be set and a suitable
	delay observed prior to enabling Timer1.

#### 6.5 Timer1 Operation in Asynchronous Counter Mode

If control bit T1SYNC of the T1CON register is set, the external clock input is not synchronized. The timer continues to increment asynchronous to the internal phase clocks. The timer will continue to run during Sleep and can generate an interrupt on overflow, which will wake-up the processor. However, special precautions in software are needed to read/write the timer (see Section 6.5.1 "Reading and Writing Timer1 in Asynchronous Counter Mode").

Note: When switching from synchronous to asynchronous operation, it is possible to skip an increment. When switching from asynchronous to synchronous operation, it is possible to produce a single spurious increment.

#### 6.5.1 READING AND WRITING TIMER1 IN ASYNCHRONOUS COUNTER MODE

Reading TMR1H or TMR1L while the timer is running from an external asynchronous clock will ensure a valid read (taken care of in hardware). However, the user should keep in mind that reading the 16-bit timer in two 8-bit values itself, poses certain problems, since the timer may overflow between the reads.

For writes, it is recommended that the user simply stop the timer and write the desired values. A write contention may occur by writing to the timer registers, while the register is incrementing. This may produce an unpredictable value in the TMR1H:TTMR1L register pair.

## 6.6 Timer1 Gate

Timer1 gate source is software configurable to be the T1G pin or the output of the Comparator. This allows the device to directly time external events using T1G or analog events using Comparator 2. See the CMCON1 register (**Register 8-2**) for selecting the Timer1 gate source. This feature can simplify the software for a Delta-Sigma A/D converter and many other applications. For more information on Delta-Sigma A/D converters, see the Microchip web site (www.microchip.com).

Note:	TMR1GE bit of the T1CON register must
	be set to use either T1G or COUT as the
	Timer1 gate source. See Register 8-2 for
	more information on selecting the Timer1
	gate source.

Timer1 gate can be inverted using the T1GINV bit of the T1CON register, whether it originates from the T1G pin or Comparator 2 output. This configures Timer1 to measure either the active-high or active-low time between events.

#### 6.7 Timer1 Interrupt

The Timer1 register pair (TMR1H:TMR1L) increments to FFFFh and rolls over to 0000h. When Timer1 rolls over, the Timer1 interrupt flag bit of the PIR1 register is set. To enable the interrupt on rollover, you must set these bits:

- Timer1 interrupt enable bit of the PIE1 register
- PEIE bit of the INTCON register
- GIE bit of the INTCON register

The interrupt is cleared by clearing the TMR1IF bit in the Interrupt Service Routine.

**Note:** The TMR1H:TTMR1L register pair and the TMR1IF bit should be cleared before enabling interrupts.

#### 6.8 Timer1 Operation During Sleep

Timer1 can only operate during Sleep when setup in Asynchronous Counter mode. In this mode, an external crystal or clock source can be used to increment the counter. To set up the timer to wake the device:

- TMR1ON bit of the T1CON register must be set
- TMR1IE bit of the PIE1 register must be set
- · PEIE bit of the INTCON register must be set

The device will wake-up on an overflow and execute the next instruction. If the GIE bit of the INTCON register is set, the device will call the Interrupt Service Routine (0004h).

#### 6.9 CCP Special Event Trigger

If a CCP is configured to trigger a special event, the trigger will clear the TMR1H:TMR1L register pair. This special event does not cause a Timer1 interrupt. The CCP module may still be configured to generate a CCP interrupt.

In this mode of operation, the CCPR1H:CCPR1L register pair effectively becomes the period register for Timer1.

Timer1 should be synchronized to the Fosc to utilize the Special Event Trigger. Asynchronous operation of Timer1 can cause a Special Event Trigger to be missed.

In the event that a write to TMR1H or TMR1L coincides with a Special Event Trigger from the CCP, the write will take precedence.

For more information, see Section on CCP.

#### 6.10 Comparator Synchronization

The same clock used to increment Timer1 can also be used to synchronize the comparator output. This feature is enabled in the Comparator module.

When using the comparator for Timer1 gate, the comparator output should be synchronized to Timer1. This ensures Timer1 does not miss an increment if the comparator changes.

For more information, see **Section 8.0 "Comparator Module"**.

# FIGURE 6-2: TIMER1 INCREMENTING EDGE T1CKI = 1 when TMR1 Enabled Image: transmission of the state of the clock.

## 6.11 Timer1 Control Register

The Timer1 Control register (T1CON), shown in Register 6-1, is used to control Timer1 and select the various features of the Timer1 module.

#### REGISTER 6-1: T1CON: TIMER1 CONTROL REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
T1GINV <sup>(</sup>	<sup>1)</sup> TMR1GE <sup>(2)</sup>	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N		
bit 7	·						bit 0		
Legend:									
R = Reada		W = Writable		U = Unimplem			as '0'		
-n = Value	at POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unkı	nown		
bit 7	T1CINV: Time	er1 Gate Invert	hit(1)						
				ints when gate i	s hiah)				
				nts when gate is					
bit 6	TMR1GE: Tin	ner1 Gate Ena	ble bit <sup>(2)</sup>						
	<u>If TMR10N =</u>								
	This bit is igno If TMR1ON =								
		on if Timer1 ga	ate is not activ	e					
	0 = Timer1 is	on							
bit 5-4		>: Timer1 Inpu	t Clock Presca	ale Select bits					
	11 = 1:8 Pres								
	10 = 1:4 Pres 01 = 1:2 Pres								
	00 = 1:1 Pres								
bit 3	T1OSCEN: L	P Oscillator En	able Control b	it					
		hout CLKOUT							
	1 = LP oscilla 0 = LP oscilla	tor is enabled	for Timer1 cloc	CK					
	<u>Else:</u>								
	This bit is igno	ored. LP oscilla	ator is disabled	1.					
bit 2			lock Input Syr	hchronization Co	ontrol bit				
	$\frac{\text{TMR1CS} = 1}{1}$		roal alaak innu	.+					
		nchronize exte ize external clo		11					
	$\underline{TMR1CS} = 0$								
		ored. Timer1 u		al clock					
bit 1		ner1 Clock Sou							
		clock from T1C	KI pin (on the	rising edge)					
bit 0	0 = Internal clock (Fosc/4) TMR10N: Timer1 On bit								
	1 = Enables 1								
	0 = Stops Tim	ner1							
Note 1:	T1GINV bit inverts	the Timer1 ga	te logic, regar	dless of source.					
	TMR1GE bit must			or COUT, as se	elected by the	T1GSS bit of th	ne CMCON1		
	register, as a Time	r1 gate source							

<sup>© 2007</sup> Microchip Technology Inc.

#### TABLE 6-1: SUMMARY OF REGISTERS ASSOCIATED WITH TIMER1

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
CONFIG <sup>(1)</sup>	CPD	CP	MCLRE	PWRTE	WDTE	FOSC2	FOSC1	FOSC0	_	_
CMCON1	_	_	_	_	_	_	T1GSS	CMSYNC	10	10
INTCON	GIE	PEIE	TOIE	INTE	GPIE	T0IF	INTF	GPIF	0000 0000	x000 0000
PIE1	EEIE	ADIE	CCP1IE		CMIE	OSFIE	TMR2IE	TMR1IE	000- 0000	000- 0000
PIR1	EEIF	ADIF	CCP1IF		CMIF	OSFIF	TMR2IF	TMR1IF	000- 0000	000- 0000
TMR1H	H Holding Register for the Most Significant Byte of the 16-bit TMR1 Register									uuuu uuuu
TMR1L	Holding Register for the Least Significant Byte of the 16-bit TMR1 Register								xxxx xxxx	uuuu uuuu
T1CON	T1GINV	TMR1GE	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N	0000 0000	uuuu uuuu

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by the Timer1 module.

Note 1: See Configuration Word register (Register 12-1) for operation of all register bits.

## 7.0 TIMER2 MODULE

The Timer2 module is an 8-bit timer with the following features:

- 8-bit timer register (TMR2)
- 8-bit period register (PR2)
- Interrupt on TMR2 match with PR2
- Software programmable prescaler (1:1, 1:4, 1:16)
- Software programmable postscaler (1:1 to 1:16)

See Figure 7-1 for a block diagram of Timer2.

#### 7.1 Timer2 Operation

The clock input to the Timer2 module is the system instruction clock (Fosc/4). The clock is fed into the Timer2 prescaler, which has prescale options of 1:1, 1:4 or 1:16. The output of the prescaler is then used to increment the TMR2 register.

The values of TMR2 and PR2 are constantly compared to determine when they match. TMR2 will increment from 00h until it matches the value in PR2. When a match occurs, two things happen:

- TMR2 is reset to 00h on the next increment cycle.
- The Timer2 postscaler is incremented


The match output of the Timer2/PR2 comparator is then fed into the Timer2 postscaler. The postscaler has postscale options of 1:1 to 1:16 inclusive. The output of the Timer2 postscaler is used to set the TMR2IF interrupt flag bit in the PIR1 register. The TMR2 and PR2 registers are both fully readable and writable. On any Reset, the TMR2 register is set to 00h and the PR2 register is set to FFh.

Timer2 is turned on by setting the TMR2ON bit in the T2CON register to a '1'. Timer2 is turned off by clearing the TMR2ON bit to a '0'.

The Timer2 prescaler is controlled by the T2CKPS bits in the T2CON register. The Timer2 postscaler is controlled by the TOUTPS bits in the T2CON register. The prescaler and postscaler counters are cleared when:

- A write to TMR2 occurs.
- A write to T2CON occurs.
- Any device Reset occurs (Power-on Reset, MCLR Reset, Watchdog Timer Reset, or Brown-out Reset).

Note: TMR2 is not cleared when T2CON is written.



<sup>© 2007</sup> Microchip Technology Inc.

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
_	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0				
oit 7		•					bit				
_egend:											
R = Readable	e bit	W = Writable	bit	U = Unimplem	nented bit, rea	d as '0'					
-n = Value at POR		'1' = Bit is set		'0' = Bit is clea	x = Bit is unkr	nown					
oit 7	Unimplemen	ted: Read as '	0'								
oit 6-3	TOUTPS<3:0	>: Timer2 Outp	out Postscaler	Select bits							
	0000 = 1:1 P	ostscaler									
	0001 = 1:2 Postscaler										
	0010 = 1:3 Postscaler										
	0011 = 1:4 P										
	0100 = 1:5 P										
	0101 = 1:6 P										
	0110 = 1:7 Postscaler 0111 = 1:8 Postscaler										
	0111 = 1.8 Postscaler 1000 = 1:9 Postscaler										
	1000 = 1.9 Postscaler 1001 = 1.10 Postscaler										
	1001 = 1.10  Postscaler $1010 = 1.11  Postscaler$										
	1011 = 1.12  Postscaler										
	1100 = 1:13 Postscaler										
	1101 <b>= 1:14</b>	Postscaler									
	1110 = 1:15 Postscaler										
	1111 = 1:16 Postscaler										
oit 2	TMR2ON: Tir	ner2 On bit									
	1 = Timer2 is	on									
	0 = Timer2 is	off									
oit 1-0	T2CKPS<1:0	>: Timer2 Cloc	k Prescale Se	lect bits							
	00 = Prescale	er is 1									
	01 = Prescale	eris 4									
	1x = Prescale										

#### REGISTER 7-1: T2CON: TIMER 2 CONTROL REGISTER

#### TABLE 7-1: SUMMARY OF ASSOCIATED TIMER2 REGISTERS

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
INTCON	GIE	PEIE	TOIE	INTE	GPIE	T0IF	INTF	GPIF	0000 0000	0000 000x
PIE1	EEIE	ADIE	CCP1IE	_	CMIE	OSFIE	TMR2IE	TMR1IE	000- 0000	000- 0000
PIR1	EEIF	ADIF	CCP1IF	_	CMIF	OSFIF	TMR2IF	TMR1IF	000- 0000	000- 0000
PR2	Timer2 M	lodule Period	Register						1111 1111	1111 1111
TMR2	2 Holding Register for the 8-bit TMR2 Register									0000 0000
T2CON	_	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0	-000 0000	-000 0000
Logondu			chongod -	unimplement	ad road on 'a'	Shadad call	oro not upod	for Timor2 m	odulo	

Legend: x = unknown, u = unchanged, - = unimplemented read as '0'. Shaded cells are not used for Timer2 module.

## 8.0 COMPARATOR MODULE

Comparators are used to interface analog circuits to a digital circuit by comparing two analog voltages and providing a digital indication of their relative magnitudes. The comparators are very useful mixed signal building blocks because they provide analog functionality independent of the program execution. The analog comparator module includes the following features:


- Multiple comparator configurations
- · Comparator output is available internally/externally
- · Programmable output polarity
- Interrupt-on-change
- Wake-up from Sleep
- Timer1 gate (count enable)
- Output synchronization to Timer1 clock input
- Programmable voltage reference

#### 8.1 Comparator Overview


The comparator is shown in Figure 8-1 along with the relationship between the analog input levels and the digital output. When the analog voltage at VIN+ is less than the analog voltage at VIN-, the output of the comparator is a digital low level. When the analog voltage at VIN+ is greater than the analog voltage at VIN-, the output of the comparator is a digital high level.



#### SINGLE COMPARATOR



#### FIGURE 8-2: COMPARATOR OUTPUT BLOCK DIAGRAM




© 2007 Microchip Technology Inc.

#### 8.2 Analog Input Connection Considerations

A simplified circuit for an analog input is shown in Figure 8-3. Since the analog input pins share their connection with a digital input, they have reverse biased ESD protection diodes to VDD and VSS. The analog input, therefore, must be between VSS and VDD. If the input voltage deviates from this range by more than 0.6V in either direction, one of the diodes is forward biased and a latch-up may occur.

A maximum source impedance of  $10 \text{ k}\Omega$  is recommended for the analog sources. Also, any external component connected to an analog input pin, such as a capacitor or a Zener diode, should have very little leakage current to minimize inaccuracies introduced.

- Note 1: When reading a PORT register, all pins configured as analog inputs will read as a '0'. Pins configured as digital inputs will convert as an analog input, according to the input specification.
  - 2: Analog levels on any pin defined as a digital input, may cause the input buffer to consume more current than is specified.



#### FIGURE 8-3: ANALOG INPUT MODEL

#### 8.3 Comparator Configuration


There are eight modes of operation for the comparator. The CM<2:0> bits of the CMCON0 register are used to select these modes as shown in Figure 8-4.

- Analog function (A): digital input buffer is disabled
- Digital function (D): comparator digital output, overrides port function
- Normal port function (I/O): independent of comparator

The port pins denoted as "A" will read as a '0' regardless of the state of the I/O pin or the I/O control TRIS bit. Pins used as analog inputs should also have the corresponding TRIS bit set to '1' to disable the digital output driver. Pins denoted as "D" should have the corresponding TRIS bit set to '0' to enable the digital output driver.

**Note:** Comparator interrupts should be disabled during a Comparator mode change to prevent unintended interrupts.

#### FIGURE 8-4: COMPARATOR I/O OPERATING MODES



<sup>© 2007</sup> Microchip Technology Inc.

#### 8.4 Comparator Control

The CMCON0 register (Register 8-1) provides access to the following comparator features:

- Mode selection
- · Output state
- · Output polarity
- Input switch

#### 8.4.1 COMPARATOR OUTPUT STATE

The Comparator state can always be read internally via the COUT bit of the CMCON0 register. The comparator state may also be directed to the COUT pin in the following modes:

- CM<2:0> = 001
- CM<2:0> = 011
- CM<2:0> = 101

When one of the above modes is selected, the associated TRIS bit of the COUT pin must be cleared.

#### 8.4.2 COMPARATOR OUTPUT POLARITY

Inverting the output of the comparator is functionally equivalent to swapping the comparator inputs. The polarity of the comparator output can be inverted by setting the CINV bit of the CMCON0 register. Clearing CINV results in a non-inverted output. A complete table showing the output state versus input conditions and the polarity bit is shown in Table 8-1.

## TABLE 8-1: OUTPUT STATE VS. INPUT CONDITIONS

Input Conditions	CINV	COUT
VIN- > VIN+	0	0
VIN- < VIN+	0	1
VIN- > VIN+	1	1
VIN- < VIN+	1	0

**Note:** COUT refers to both the register bit and output pin.

#### 8.4.3 COMPARATOR INPUT SWITCH

The inverting input of the comparator may be switched between two analog pins in the following modes:

- CM<2:0> = 101
- CM<2:0> = 110

In the above modes, both pins remain in analog mode regardless of which pin is selected as the input. The CIS bit of the CMCON0 register controls the comparator input switch.

#### 8.5 Comparator Response Time

The comparator output is indeterminate for a period of time after the change of an input source or the selection of a new reference voltage. This period is referred to as the response time. The response time of the comparator differs from the settling time of the voltage reference. Therefore, both of these times must be considered when determining the total response time to a comparator input change. See the Comparator and Voltage Reference Specifications in **Section 15.0 "Electrical Specifications"** for more details.

#### 8.6 Comparator Interrupt Operation

The comparator interrupt flag is set whenever there is a change in the output value of the comparator. Changes are recognized by means of a mismatch circuit which consists of two latches and an exclusive-or gate (see Figure 8.2). One latch is updated with the comparator output level when the CMCON0 register is read. This latch retains the value until the next read of the CMCON0 register or the occurrence of a Reset. The other latch of the mismatch circuit is updated on every Q1 system clock. A mismatch condition will occur when a comparator output change is clocked through the second latch on the Q1 clock cycle. The mismatch condition will persist, holding the CMIF bit of the PIR1 register true, until either the CMCON0 register is read or the comparator output returns to the previous state.

**Note:** A write operation to the CMCON0 register will also clear the mismatch condition because all writes include a read operation at the beginning of the write cycle.

Software will need to maintain information about the status of the comparator output to determine the actual change that has occurred.

The CMIF bit of the PIR1 register, is the comparator interrupt flag. This bit must be reset in software by clearing it to '0'. Since it is also possible to write a '1' to this register, a simulated interrupt may be initiated.


The CMIE bit of the PIE1 register and the PEIE and GIE bits of the INTCON register must all be set to enable comparator interrupts. If any of these bits are cleared, the interrupt is not enabled, although the CMIF bit of the PIR1 register will still be set if an interrupt condition occurs.


The user, in the Interrupt Service Routine, can clear the interrupt in the following manner:

- a) Any read or write of CMCON0. This will end the mismatch condition.
- b) Clear the CMIF interrupt flag.


A persistent mismatch condition will preclude clearing the CMIF interrupt flag. Reading CMCON0 will end the mismatch condition and allow the CMIF bit to be cleared.

Note: If a change in the CMCON0 register (COUT) should occur when a read operation is being executed (start of the Q2 cycle), then the CMIF interrupt flag may not get set.





#### COMPARATOR INTERRUPT TIMING WITH CMCON0 READ



- Note 1: If a change in the CMCON0 register (COUT) should occur when a read operation is being executed (start of the Q2 cycle), then the CMIF of the PIR1 register interrupt flag may not get set.
  - 2: When either comparator is first enabled, bias circuitry in the Comparator module may cause an invalid output from the comparator until the bias circuitry is stable. Allow about 1 μs for bias settling then clear the mismatch condition and interrupt flags before enabling comparator interrupts.

<sup>© 2007</sup> Microchip Technology Inc.

#### 8.7 Operation During Sleep

The comparator, if enabled before entering Sleep mode, remains active during Sleep. The additional current consumed by the comparator is shown separately in **Section 15.0** "**Electrical Specifications**". If the comparator is not used to wake the device, power consumption can be minimized while in Sleep mode by turning off the comparator. The comparator is turned off by selecting mode CM<2:0> = 000 or CM<2:0> = 111 of the CMCON0 register.

A change to the comparator output can wake-up the device from Sleep. To enable the comparator to wake the device from Sleep, the CMIE bit of the PIE1 register and the PEIE bit of the INTCON register must be set. The instruction following the Sleep instruction always executes following a wake from Sleep. If the GIE bit of the INTCON register is also set, the device will then execute the Interrupt Service Routine.

#### 8.8 Effects of a Reset

A device Reset forces the CMCON0 and CMCON1 registers to their Reset states. This forces the Comparator module to be in the Comparator Reset mode (CM<2:0> = 000). Thus, all comparator inputs are analog inputs with the comparator disabled to consume the smallest current possible.

#### REGISTER 8-1: CMCON0: COMPARATOR CONFIGURATION REGISTER

U-0	R-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
_	COUT	—	CINV	CIS	CM2	CM1	CM0				
bit 7							bit 0				
Legend:	1.5										
R = Readable		W = Writable bit '1' = Bit is set			nted bit, read as '						
-n = value at i	PUR	1 = Bit is set		'0' = Bit is cleare	a	x = Bit is unknov	vn				
bit 7	Unimplemente	ed: Read as '0'									
bit 6	COUT:         Compa           When CINV =         1           1 = VIN+ > VIN-         0           0 = VIN+ < VIN-	<u>1:</u>									
bit 5	Unimplemente	ed: Read as '0'									
bit 4	1 = Output inve	CINV: Comparator Output Inversion bit 1 = Output inverted 0 = Output not inverted									
bit 3	When CM<2:0: 1 = CIN+ conn 0 = CIN- conne	ects to VIN- > = 0xx or 100 or 1									
bit 2-0	000 = CIN pins 001 = CIN pins 010 = CIN pins 011 = CIN- pin Compara 100 = CIN- pin available 101 = CIN pins Compar 110 = CIN pins Compar	s are configured as a re configured as is configured as a ator output, CVREF is configured as a e internally, CVREF s are configured as ator output, CVREF s are configured as	analog, COUT p analog, COUT p analog, COUT p nalog, CIN+ pin i is non-inverting nalog, CIN+ pin i is non-inverting i analog and mult is non-inverting analog and mult le internally, CVF	bin configured as I/ bin configured as C bin configured as I/C is configured as I/C input s configured as I/C input tiplexed, COUT pin input tiplexed, COUT pin tiplexed, COUT pin tiplexed, COUT pin	comparator outpu O, Comparator o D, COUT pin conf D, COUT pin is co is configured as is configured as input	t utput available inte igured as nfigured as I/O, Co I/O,	omparator output				

#### 8.9 Comparator Gating Timer1

This feature can be used to time the duration or interval of analog events. Clearing the T1GSS bit of the CMCON1 register will enable Timer1 to increment based on the output of the comparator. This requires that Timer1 is on and gating is enabled. See **Section 6.0 "Timer1 Module with Gate Control"** for details.

It is recommended to synchronize the comparator with Timer1 by setting the CMSYNC bit when the comparator is used as the Timer1 gate source. This ensures Timer1 does not miss an increment if the comparator changes during an increment.

## 8.10 Synchronizing Comparator Output to Timer1

The comparator output can be synchronized with Timer1 by setting the CMSYNC bit of the CMCON1 register. When enabled, the comparator output is latched on the falling edge of the Timer1 clock source. If a prescaler is used with Timer1, the comparator output is latched after the prescaling function. To prevent a race condition, the comparator output is latched on the falling edge of the Timer1 clock source and Timer1 increments on the rising edge of its clock source. See the Comparator Block Diagram (Figure 8-2) and the Timer1 Block Diagram (Figure 6-1) for more information.

#### REGISTER 8-2: CMCON1: COMPARATOR CONFIGURATION REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0		
—	—	—	—	—		T1GSS	CMSYNC		
bit 7									

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	t, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-2 Unimplemented: Read as '0'

- bit 1 T1GSS: Timer1 Gate Source Select bit<sup>(1)</sup>
  - 1 = Timer 1 Gate Source is  $\overline{T1G}$  pin (pin should be configured as digital input)
  - 0 = Timer 1 Gate Source is comparator output
- bit 0 **CMSYNC:** Comparator Output Synchronization bit<sup>(2)</sup>
  - 1 = Output is synchronized with falling edge of Timer1 clock
  - 0 = Output is asynchronous

#### Note 1: Refer to Section 6.6 "Timer1 Gate".

2: Refer to Figure 8-2.

#### 8.11 Comparator Voltage Reference

The Comparator Voltage Reference module provides an internally generated voltage reference for the comparators. The following features are available:

- Independent from Comparator operation
- Two 16-level voltage ranges
- Output clamped to Vss
- Ratiometric with VDD

The VRCON register (Register 8-3) controls the Voltage Reference module shown in Figure 8-7.

#### 8.11.1 INDEPENDENT OPERATION

The comparator voltage reference is independent of the comparator configuration. Setting the VREN bit of the VRCON register will enable the voltage reference.

#### 8.11.2 OUTPUT VOLTAGE SELECTION

The CVREF voltage reference has 2 ranges with 16 voltage levels in each range. Range selection is controlled by the VRR bit of the VRCON register. The 16 levels are set with the VR<3:0> bits of the VRCON register.

The CVREF output voltage is determined by the following equations:

#### EQUATION 8-1: CVREF OUTPUT VOLTAGE

VRR = 1 (low range):  $CVREF = (VR < 3:0 > /24) \times VDD$  VRR = 0 (high range):  $CVREF = (VDD/4) + (VR < 3:0 > \times VDD/32)$ 

The full range of Vss to VDD cannot be realized due to the construction of the module. See Figure 8-1.

#### 8.11.3 OUTPUT CLAMPED TO Vss

The CVREF output voltage can be set to Vss with no power consumption by configuring VRCON as follows:

- VREN = 0
- VRR = 1
- VR<3:0> = 0000

This allows the comparator to detect a zero-crossing while not consuming additional CVREF module current.

#### 8.11.4 OUTPUT RATIOMETRIC TO VDD


The comparator voltage reference is VDD derived and therefore, the CVREF output changes with fluctuations in VDD. The tested absolute accuracy of the Comparator Voltage Reference can be found in **Section 15.0 "Electrical Specifications"**.

#### REGISTER 8-3: VRCON: VOLTAGE REFERENCE CONTROL REGISTER

R/W-0	U-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0			
VREN	_	VRR	_	VR3	VR2	VR1	VR0			
bit 7 bit 0										
Legend:										
R = Readable b	oit	W = Writable I	bit	U = Unimplemented bit, read as '0'						
-n = Value at POR		'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown			

bit 7	VREN: CVREF Enable bit
	<ul> <li>1 = CVREF circuit powered on</li> <li>0 = CVREF circuit powered down, no IDD drain and CVREF = VSS.</li> </ul>
bit 6	Unimplemented: Read as '0'
bit 5	VRR: CVREF Range Selection bit
	1 = Low range 0 = High range
bit 4	Unimplemented: Read as '0'
bit 3-0	<b>VR&lt;3:0&gt;:</b> CVREF Value Selection $0 \le VR<3:0> \le 15$ <u>When VRR = 1</u> : CVREF = (VR<3:0>/24) * VDD <u>When VRR = 0</u> : CVREF = VDD/4 + (VR<3:0>/32) * VDD





## TABLE 8-2:SUMMARY OF REGISTERS ASSOCIATED WITH THE COMPARATOR AND VOLTAGE<br/>REFERENCE MODULES

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
ANSEL		ADCS2	ADCS1	ADCS0	ANS3	ANS2	ANS1	ANS0	-000 1111	-000 1111
CMCON0	_	COUT	_	CINV	CIS	CM2	CM1	CM0	-0-0 0000	-0-0 0000
CMCON1	-	_	—	_	—	_	T1GSS	CMSYNC	10	10
INTCON	GIE	PEIE	TOIE	INTE	GPIE	T0IF	INTF	GPIF	0000 0000	0000 000x
PIE1	EEIE	ADIE	CCP1IE	_	CMIE	OSFIE	TMR2IE	TMR1IE	000- 0000	0000 0000
PIR1	EEIF	ADIF	CCP1IF	_	CMIF	OSFIF	TMR2IF	TMR1IF	000- 0000	000- 0000
GPIO	-	_	GP5	GP4	GP3	GP2	GP1	GP0	xx xxxx	uu uuuu
TRISIO	_		TRISIO5	TRISIO4	TRISIO3	TRISIO2	TRISIO1	TRISIO0	11 1111	11 1111
VRCON	VREN		VRR	_	VR3	VR2	VR1	VR0	0-0- 0000	-0-0 0000

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used for comparator.

NOTES:

## 9.0 ANALOG-TO-DIGITAL CONVERTER (ADC) MODULE

The Analog-to-Digital Converter (ADC) allows conversion of an analog input signal to a 10-bit binary representation of that signal. This device uses analog inputs, which are multiplexed into a single sample and hold circuit. The output of the sample and hold is connected to the input of the converter. The converter generates a 10-bit binary result via successive approximation and stores the conversion result into the ADC result registers (ADRESL and ADRESH).


#### either VDD or a voltage applied to the external reference pins. The ADC can generate an interrupt upon completion of

The ADC can generate an interrupt upon completion of a conversion. This interrupt can be used to wake-up the device from Sleep.

The ADC voltage reference is software selectable to

Figure 9-1 shows the block diagram of the ADC.

#### FIGURE 9-1: ADC BLOCK DIAGRAM



## 9.1 ADC Configuration

When configuring and using the ADC the following functions must be considered:

- GPIO configuration
- Channel selection
- ADC voltage reference selection
- ADC conversion clock source
- Interrupt control
- · Results formatting

#### 9.1.1 GPIO CONFIGURATION

The ADC can be used to convert both analog and digital signals. When converting analog signals, the I/O pin should be configured for analog by setting the associated TRIS and ANSEL bits. See the corresponding GPIO section for more information.

**Note:** Analog voltages on any pin that is defined as a digital input may cause the input buffer to conduct excess current.

#### 9.1.2 CHANNEL SELECTION

The CHS bits of the ADCON0 register determine which channel is connected to the sample and hold circuit.

When changing channels, a delay is required before starting the next conversion. Refer to **Section 9.2 "ADC Operation"** for more information.

<sup>© 2007</sup> Microchip Technology Inc.

#### 9.1.3 ADC VOLTAGE REFERENCE

The VCFG bit of the ADCON0 register provides control of the positive voltage reference. The positive voltage reference can be either VDD or an external voltage source. The negative voltage reference is always connected to the ground reference.

#### 9.1.4 CONVERSION CLOCK

The source of the conversion clock is software selectable via the ADCS bits of the ANSEL register. There are seven possible clock options:

- Fosc/2
- Fosc/4
- Fosc/8
- Fosc/16
- Fosc/32
- Fosc/64
- FRC (dedicated internal oscillator)

The time to complete one bit conversion is defined as TAD. One full 10-bit conversion requires 11 TAD periods as shown in Figure 9-2.

For correct conversion, the appropriate TAD specification must be met. See A/D conversion requirements in **Section 15.0 "Electrical Specifications"** for more information. Table 9-1 gives examples of appropriate ADC clock selections.

Note: Unless using the FRC, any changes in the system clock frequency will change the ADC clock frequency, which may adversely affect the ADC result.

ADC Clock F	Period (TAD)	Device Frequency (Fosc)					
ADC Clock Source	ADC Clock Source ADCS<2:0>		8 MHz	4 MHz	1 MHz		
Fosc/2	000	100 ns <sup>(2)</sup>	250 ns <sup>(2)</sup>	500 ns <sup>(2)</sup>	2.0 μs		
Fosc/4	100	200 ns <sup>(2)</sup>	500 ns <sup>(2)</sup>	1.0 μs <sup>(2)</sup>	4.0 μs		
Fosc/8	001	400 ns <sup>(2)</sup>	1.0 μs <sup>(2)</sup>	2.0 μs	8.0 μs <sup>(3)</sup>		
Fosc/16	101	800 ns <sup>(2)</sup>	2.0 μs	4.0 μs	16.0 μs <b><sup>(3)</sup></b>		
Fosc/32	010	1.6 μs	4.0 μs	8.0 μs <sup>(3)</sup>	32.0 μs <sup>(3)</sup>		
Fosc/64	110	3.2 μs	8.0 μs <sup>(3)</sup>	16.0 μs <b><sup>(3)</sup></b>	64.0 μs <sup>(3)</sup>		
Frc	x11	2-6 μs <sup>(1,4)</sup>	2-6 μs <sup>(1,4)</sup>	2-6 μs <sup>(1,4)</sup>	2-6 μs <sup>(1,4)</sup>		


#### TABLE 9-1: ADC CLOCK PERIOD (TAD) Vs. DEVICE OPERATING FREQUENCIES (VDD $\geq$ 3.0V)

Legend: Shaded cells are outside of recommended range.

**Note 1:** The FRC source has a typical TAD time of  $4 \mu s$  for VDD > 3.0V.

- 2: These values violate the minimum required TAD time.
- 3: For faster conversion times, the selection of another clock source is recommended.
- 4: When the device frequency is greater than 1 MHz, the FRC clock source is only recommended if the conversion will be performed during Sleep.

#### FIGURE 9-2: ANALOG-TO-DIGITAL CONVERSION TAD CYCLES



RESULT FORMATTING

the ADCON0 register controls the output format.

Figure 9-3 shows the two output formats.

The 10-bit A/D conversion result can be supplied in two

formats, left justified or right justified. The ADFM bit of

#### 9.1.5 INTERRUPTS


The ADC module allows for the ability to generate an interrupt upon completion of an Analog-to-Digital conversion. The ADC interrupt flag is the ADIF bit in the PIR1 register. The ADC interrupt enable is the ADIE bit in the PIE1 register. The ADIF bit must be cleared in software.

Note:	The ADIF bit is set at the completion of
	every conversion, regardless of whether
	or not the ADC interrupt is enabled.

This interrupt can be generated while the device is operating or while in Sleep. If the device is in Sleep, the interrupt will wake-up the device. Upon waking from Sleep, the next instruction following the SLEEP instruction is always executed. If the user is attempting to wake-up from Sleep and resume in-line code execution, the global interrupt must be disabled. If the global interrupt is enabled, execution will switch to the interrupt service routine.

Please see **Section 12.4** "Interrupts" for more information.

#### FIGURE 9-3: 10-BIT A/D CONVERSION RESULT FORMAT



9.1.6

#### 9.2 ADC Operation

#### 9.2.1 STARTING A CONVERSION

To enable the ADC module, the ADON bit of the ADCON0 register must be set to a '1'. Setting the GO/DONE bit of the ADCON0 register to a '1' will start the Analog-to-Digital conversion.

Note: The GO/DONE bit should not be set in the same instruction that turns on the ADC. Refer to Section 9.2.6 "A/D Conversion Procedure".

#### 9.2.2 COMPLETION OF A CONVERSION

When the conversion is complete, the ADC module will:

- Clear the GO/DONE bit
- Set the ADIF flag bit
- Update the ADRESH:ADRESL registers with new conversion result

#### 9.2.3 TERMINATING A CONVERSION

If a conversion must be terminated before completion, the GO/DONE bit can be cleared in software. The ADRESH:ADRESL registers will not be updated with the partially complete Analog-to-Digital conversion sample. Instead, the ADRESH:ADRESL register pair will retain the value of the previous conversion. Additionally, a 2 TAD delay is required before another acquisition can be initiated. Following this delay, an input acquisition is automatically started on the selected channel.

**Note:** A device Reset forces all registers to their Reset state. Thus, the ADC module is turned off and any pending conversion is terminated.

#### 9.2.4 ADC OPERATION DURING SLEEP

The ADC module can operate during Sleep. This requires the ADC clock source to be set to the FRC option. When the FRC clock source is selected, the ADC waits one additional instruction before starting the conversion. This allows the SLEEP instruction to be executed, which can reduce system noise during the conversion. If the ADC interrupt is enabled, the device will wake-up from Sleep when the conversion completes. If the ADC interrupt is disabled, the ADC module is turned off after the conversion completes, although the ADON bit remains set.

When the ADC clock source is something other than FRC, a SLEEP instruction causes the present conversion to be aborted and the ADC module is turned off, although the ADON bit remains set.

#### 9.2.5 SPECIAL EVENT TRIGGER

The CCP Special Event Trigger allows periodic ADC measurements without software intervention. When this trigger occurs, the GO/DONE bit is set by hardware and the Timer1 counter resets to zero.

Using the Special Event Trigger does not assure proper ADC timing. It is the user's responsibility to ensure that the ADC timing requirements are met.

See Section 11.0 "Capture/Compare/PWM (CCP) Module" for more information.

#### 9.2.6 A/D CONVERSION PROCEDURE

This is an example procedure for using the ADC to perform an Analog-to-Digital conversion:

- 1. Configure GPIO Port:
  - Disable pin output driver (See TRIS register)
  - Configure pin as analog
- 2. Configure the ADC module:
  - Select ADC conversion clock
  - Configure voltage reference
  - Select ADC input channel
  - · Select result format
  - Turn on ADC module
- 3. Configure ADC interrupt (optional):
  - Clear ADC interrupt flag
  - Enable ADC interrupt
  - Enable peripheral interrupt
  - Enable global interrupt<sup>(1)</sup>
- 4. Wait the required acquisition time<sup>(2)</sup>.
- 5. Start conversion by setting the GO/DONE bit.
- 6. Wait for ADC conversion to complete by one of the following:
  - Polling the GO/DONE bit
  - Waiting for the ADC interrupt (interrupts enabled)
- 7. Read ADC Result

- 8. Clear the ADC interrupt flag (required if interrupt is enabled).
  - **Note 1:** The global interrupt can be disabled if the user is attempting to wake-up from Sleep and resume in-line code execution.
    - 2: See Section 9.3 "A/D Acquisition Requirements".

#### EXAMPLE 9-1: A/D CONVERSION

```
;This code block configures the ADC
; for polling, Vdd reference, Frc clock
;and GP0 input.
;Conversion start & polling for completion
; are included.
BANKSEL TRISIO
                      ;
BSF
        TRISIO,0
                     ;Set GP0 to input
BANKSEL ANSEL
                     ;
MOVLW B'01110001' ;ADC Frc clock,
TORWE
        ANSEL
                    ; and GP0 as analog
BANKSEL ADCON0
                     ;
        B'10000001' ;Right justify,
MOVLW
        ADCON0
MOVWF
                     ;Vdd Vref, ANO, On
                    ;Acquisiton delay
        SampleTime
CALL
                     ;Start conversion
BSF
        ADCON0,GO
BTESC
        ADCON0,GO
                     ; Is conversion done?
GOTO
        $-1
                     ;No, test again
BANKSEL ADRESH
                     ;
MOVF
        ADRESH,W
                     ;Read upper 2 bits
                     ;Store in GPR space
MOVWF
        RESULTHI
BANKSEL
        ADRESL
                     ;
MOVF
        ADRESL,W
                     ;Read lower 8 bits
MOVWF
        RESULTLO
                     ;Store in GPR space
```

#### 9.2.7 ADC REGISTER DEFINITIONS

The following registers are used to control the operation of the ADC.

R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0		
ADFM	VCFG	—	—	CHS1	CHS0	GO/DONE	ADON		
bit 7							bit 0		
Legend:									
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	d as '0'			
-n = Value at I	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown		
bit 7	<b>ADFM:</b> A/D C 1 = Right just 0 = Left justifi		ult Format Sel	ect bit					
bit 6	VCFG: Voltage Reference bit 1 = VREF pin 0 = VDD								
bit 5-4	Unimplemen	ted: Read as '	0'						
bit 3-2	CHS<1:0>: Analog Channel Select bits 00 = AN0 01 = AN1 10 = AN2 11 = AN3								
bit 1	<ul> <li>GO/DONE: A/D Conversion Status bit</li> <li>1 = A/D conversion cycle in progress. Setting this bit starts an A/D conversion cycle. This bit is automatically cleared by hardware when the A/D conversion has completed.</li> <li>0 = A/D conversion completed/not in progress</li> </ul>								
bit 0	<ul> <li>0 = A/D conversion completed/not in progress</li> <li>ADON: ADC Enable bit</li> <li>1 = ADC is enabled</li> <li>0 = ADC is disabled and consumes no operating current</li> </ul>								

#### REGISTER 9-1: ADCON0: A/D CONTROL REGISTER 0

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
ADRES9	ADRES8	ADRES7	ADRES6	ADRES5	ADRES4	ADRES3	ADRES2
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit			U = Unimplemented bit, read as '0'				

-n = Value at POR (1' = Bit is set) (0' = Bit is cleared) x = Bit is unknown

bit 7-0

**ADRES<9:2>**: ADC Result Register bits Upper 8 bits of 10-bit conversion result

#### **REGISTER 9-3:** ADRESL: ADC RESULT REGISTER LOW (ADRESL) ADFM = 0

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x		
ADRES1	ADRES0	—	—	_	_	—			
bit 7 bit 0									
Legend:									
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'									
-n = Value at PO	R	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown					

bit 7-6	<b>ADRES&lt;1:0&gt;</b> : ADC Result Register bits Lower 2 bits of 10-bit conversion result
bit 5-0	Reserved: Do not use.

#### **REGISTER 9-4:** ADRESH: ADC RESULT REGISTER HIGH (ADRESH) ADFM = 1

R/W-x	R/W-x						
—			—	—	_	ADRES9	ADRES8
bit 7							bit 0

Legend:					
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 7-2 Reserved: Do not use.

bit 1-0 ADRES<9:8>: ADC Result Register bits Upper 2 bits of 10-bit conversion result

#### REGISTER 9-5: ADRESL: ADC RESULT REGISTER LOW (ADRESL) ADFM = 1

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x R/W-x		R/W-x R/W-x	
ADRES7	ADRES6	ADRES5 ADRES4		ADRES3	ADRES2	ADRES1	ADRES0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read a	as 'O'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-0 ADRES<7:0>: ADC Result Register bits Lower 8 bits of 10-bit conversion result

#### 9.3 A/D Acquisition Requirements

For the ADC to meet its specified accuracy, the charge holding capacitor (CHOLD) must be allowed to fully charge to the input channel voltage level. The Analog Input model is shown in Figure 9-4. The source impedance (Rs) and the internal sampling switch (Rss) impedance directly affect the time required to charge the capacitor CHOLD. The sampling switch (Rss) impedance varies over the device voltage (VDD), see Figure 9-4. The maximum recommended impedance for analog sources is 10 k $\Omega$ . As the source impedance is decreased, the acquisition time may be decreased. After the analog input channel is selected (or changed),

an A/D acquisition must be done before the conversion can be started. To calculate the minimum acquisition time, Equation 9-1 may be used. This equation assumes that 1/2 LSb error is used (1024 steps for the ADC). The 1/2 LSb error is the maximum error allowed for the ADC to meet its specified resolution.

#### EQUATION 9-1: ACQUISITION TIME EXAMPLE

Assumptions: Temperature = 50°C and external impedance of 10k 
$$\Omega$$
 5.0V VDD  

$$TACQ = Amplifier Settling Time + Hold Capacitor Charging Time + Temperature Coefficient
= TAMP + TC + TCOFF
= 2µs + TC + [(Temperature - 25°C)(0.05µs/°C)]
The value for TC can be approximated with the following equations:
$$VAPPLIED\left(1 - \frac{1}{2047}\right) = VCHOLD \qquad ;[1] VCHOLD charged to within 1/2 lsb
VAPPLIED\left(1 - e^{\frac{-TC}{RC}}\right) = VCHOLD \qquad ;[2] VCHOLD charge response to VAPPLIED
$$VAPPLIED\left(1 - e^{\frac{-TC}{RC}}\right) = V_{CHOLD} \qquad ;[2] VCHOLD charge response to VAPPLIED
$$VAPPLIED\left(1 - e^{\frac{-TC}{RC}}\right) = V_{APPLIED}\left(1 - \frac{1}{2047}\right) \qquad ;combining [1] and [2]$$
Solving for TC:  

$$TC = -CHOLD(RIC + RSS + RS) ln(1/2047)$$

$$= -10pF(1k\Omega + 7k\Omega + 10k\Omega) ln(0.0004885)$$

$$= 1.37\mu s$$
Therefore:  

$$TACQ = 2\mu s + 1.37\mu s + [(50°C - 25°C)(0.05\mu s/°C)]$$$$$$$$


Note 1: The reference voltage (VREF) has no effect on the equation, since it cancels itself out.

- 2: The charge holding capacitor (CHOLD) is not discharged after each conversion.
- **3:** The maximum recommended impedance for analog sources is  $10 \text{ k}\Omega$ . This is required to meet the pin leakage specification.


© 2007 Microchip Technology Inc.

 $= 4.67 \mu s$ 









DS41211D-page 68

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
ADCON0	ADFM	VCFG	_	_	CHS1	CHS0	GO/DONE	ADON	00 0000	0000 0000
ANSEL	—	ADCS2	ADCS1	ADCS0	ANS3	ANS2	ANS1	ANS0	-000 1111	-000 1111
ADRESH	A/D Result Register High Byte									uuuu uuuu
ADRESL	A/D Resul	t Register L	ow Byte						xxxx xxxx	uuuu uuuu
INTCON	GIE	PEIE	TOIE	INTE	GPIE	TOIF	INTF	GPIF	0000 0000	0000 000x
PIE1	EEIE	ADIE	CCP1IE	_	CMIE	OSFIE	TMR2IE	TMR1IE	000- 0000	0000 0000
PIR1	EEIF	ADIF	CCP1IF	_	CMIF	OSFIF	TMR2IF	TMR1IF	000- 0000	000- 0000
GPIO	—	_	GP5	GP4	GP3	GP2	GP1	GP0	xx xxxx	uu uuuu
TRISIO	_	_	TRISI05	TRISIO4	TRISIO3	TRISIO2	TRISI01	TRISIO0	11 1111	11 1111

TABLE 9-2: SUMMARY OF ASSOCIATED ADC REGISTERS

**Legend:** x = unknown, u = unchanged, - = unimplemented read as '0'. Shaded cells are not used for ADC module.

<sup>© 2007</sup> Microchip Technology Inc.

NOTES:

# **10.0 DATA EEPROM MEMORY**

The EEPROM data memory is readable and writable during normal operation (full VDD range). This memory is not directly mapped in the register file space. Instead, it is indirectly addressed through the Special Function Registers. There are four SFRs used to read and write this memory:

- EECON1
- EECON2 (not a physically implemented register)
- EEDAT
- EEADR

REGISTER 10-1:

EEDAT holds the 8-bit data for read/write, and EEADR holds the address of the EEPROM location being accessed. PIC12F683 has 256 bytes of data EEPROM with an address range from 0h to FFh.

The EEPROM data memory allows byte read and write. A byte write automatically erases the location and writes the new data (erase before write). The EEPROM data memory is rated for high erase/write cycles. The write time is controlled by an on-chip timer. The write time will vary with voltage and temperature as well as from chip-to-chip. Please refer to AC Specifications in **Section 15.0 "Electrical Specifications"** for exact limits.

When the data memory is code-protected, the CPU may continue to read and write the data EEPROM memory. The device programmer can no longer access the data EEPROM data and will read zeroes.

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
EEDAT7 EEDAT6 EEDAT5		EEDAT5	EEDAT4	EEDAT3	EEDAT2	EEDAT1	EEDAT0	
bit 7 bit								

Legend:				
R = Readable bit	W = Writable bit U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 7-0 **EEDATn**: Byte Value to Write To or Read From Data EEPROM bits

EEDAT: EEPROM DATA REGISTER

#### REGISTER 10-2: EEADR: EEPROM ADDRESS REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
EEADR7 EEADR6 EEADR5 EEA		EEADR4	EEADR3	EEADR2	EEADR1	EEADR0	
bit 7							bit 0

Legend:					
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 7-0 **EEADR**: Specifies One of 256 Locations for EEPROM Read/Write Operation bits

<sup>© 2007</sup> Microchip Technology Inc.

#### 10.1 EECON1 and EECON2 Registers

EECON1 is the control register with four low-order bits physically implemented. The upper four bits are non-implemented and read as '0's.

Control bits RD and WR initiate read and write, respectively. These bits cannot be cleared, only set in software. They are cleared in hardware at completion of the read or write operation. The inability to clear the WR bit in software prevents the accidental, premature termination of a write operation.

The WREN bit, when set, will allow a write operation. On power-up, the WREN bit is clear. The WRERR bit is set when a write operation is interrupted by a  $\overline{\text{MCLR}}$  Reset, or a WDT Time-out Reset during normal

operation. In these situations, following Reset, the user can check the WRERR bit, clear it and rewrite the location. The data and address will be cleared. Therefore, the EEDAT and EEADR registers will need to be re-initialized.

Interrupt flag, EEIF bit of the PIR1 register, is set when write is complete. This bit must be cleared in software.

EECON2 is not a physical register. Reading EECON2 will read all '0's. The EECON2 register is used exclusively in the data EEPROM write sequence.

Note:	The	EECON1,	EEDAT	and	EEADR			
	registers should not be modified during a							
	data EEPROM write (WR bit = 1).							

<b>REGISTER 10-3:</b>	EECON1: EEPROM CONTROL REGISTER
-----------------------	---------------------------------

Legend:         S = Bit can only be set         R = Readable bit       W = Writable bit       U = Unimplemented bit, read as '0'         -n = Value at POR       '1' = Bit is set       '0' = Bit is cleared       x = Bit is unknown	U-0	U-0	U-0	U-0	R/W-x	R/W-0	R/S-0	R/S-0				
Legend:         S = Bit can only be set         R = Readable bit       W = Writable bit       U = Unimplemented bit, read as '0'         -n = Value at POR       '1' = Bit is set       '0' = Bit is cleared       x = Bit is unknown         bit 7-4       Unimplemented: Read as '0'       bit 3       WRERR: EEPROM Error Flag bit         1 = A write operation is prematurely terminated (any MCLR Reset, any WDT Reset during normal operation or BOR Reset)       0 = The write operation completed         bit 2       WREN: EEPROM Write Enable bit       1 = Allows write cycles         0 = Inhibits write to the data EEPROM       bit 1       WR: Write Control bit         1 = Initiates a write cycle (The bit is cleared by hardware once write is complete. The WR bit can obe set, not cleared, in software.)       0 = Write cycle to the data EEPROM is complete         bit 0       RD: Read Control bit       1 = Initiates an EEPROM read (Read takes one cycle. RD is cleared in hardware. The RD bit can obe set, not cleared, in software.)		—	—	_	WRERR	WREN	WR	RD				
R = Readable bit       W = Writable bit       U = Unimplemented bit, read as '0'         -n = Value at POR       '1' = Bit is set       '0' = Bit is cleared       x = Bit is unknown         bit 7-4       Unimplemented: Read as '0'         bit 3       WRERR: EEPROM Error Flag bit         1 = A write operation is prematurely terminated (any MCLR Reset, any WDT Reset during normal operation or BOR Reset)       0 = The write operation completed         bit 2       WREN: EEPROM Write Enable bit       1 = Allows write cycles         0 = Inhibits write to the data EEPROM       bit 1         bit 1       WR: Write Control bit         1 = Initiates a write cycle (The bit is cleared by hardware once write is complete. The WR bit can obe set, not cleared, in software.)         0 = Write cycle to the data EEPROM is complete         bit 0       RD: Read Control bit         1 = Initiates an EEPROM read (Read takes one cycle. RD is cleared in hardware. The RD bit can obe set, not cleared, in software.)	bit 7						I	bit (				
S = Bit can only be set         R = Readable bit       W = Writable bit       U = Unimplemented bit, read as '0'         -n = Value at POR       '1' = Bit is set       '0' = Bit is cleared       x = Bit is unknown         bit 7-4       Unimplemented: Read as '0'         bit 3       WRERR: EEPROM Error Flag bit         1 = A write operation is prematurely terminated (any MCLR Reset, any WDT Reset during normal operation or BOR Reset)       0 = The write operation completed         bit 2       WREN: EEPROM Write Enable bit       1 = Allows write cycles         0 = Inhibits write to the data EEPROM       0 = Inhibits write to the data EEPROM         bit 1       WR: Write Control bit       1 = Initiates a write cycle (The bit is cleared by hardware once write is complete. The WR bit can on be set, not cleared, in software.)         0 = Write cycle to the data EEPROM is complete       0 = Write cycle to the data EEPROM is complete         bit 0       RD: Read Control bit       1 = Initiates an EEPROM read (Read takes one cycle. RD is cleared in hardware. The RD bit can on be set, not cleared, in software.)												
R = Readable bit       W = Writable bit       U = Unimplemented bit, read as '0'         -n = Value at POR       '1' = Bit is set       '0' = Bit is cleared       x = Bit is unknown         bit 7-4       Unimplemented: Read as '0'         bit 3       WRERR: EEPROM Error Flag bit         1 = A write operation is prematurely terminated (any MCLR Reset, any WDT Reset during normal operation or BOR Reset)       0 = The write operation completed         bit 2       WREN: EEPROM Write Enable bit       1 = Allows write cycles         0 = Inhibits write to the data EEPROM       0 = Inhibits write to the data EEPROM         bit 1       WR: Write Control bit       1 = Initiates a write cycle (The bit is cleared by hardware once write is complete. The WR bit can or be set, not cleared, in software.)         0 = Write cycle to the data EEPROM is complete       0 = Write cycle to the data EEPROM is complete         bit 0       RD: Read Control bit       1 = Initiates an EEPROM read (Read takes one cycle. RD is cleared in hardware. The RD bit can or be set, not cleared, in software.)	Legend:											
-n = Value at POR       '1' = Bit is set       '0' = Bit is cleared       x = Bit is unknown         bit 7-4       Unimplemented: Read as '0'         bit 3       WRERR: EEPROM Error Flag bit         1 = A write operation is prematurely terminated (any MCLR Reset, any WDT Reset during normal operation or BOR Reset)         0 = The write operation completed         bit 2       WREN: EEPROM Write Enable bit         1 = Allows write cycles         0 = Inhibits write to the data EEPROM         bit 1       WR: Write Control bit         1 = Initiates a write cycle (The bit is cleared by hardware once write is complete. The WR bit can or be set, not cleared, in software.)         0 = Write cycle to the data EEPROM is complete         bit 0       RD: Read Control bit         1 = Initiates an EEPROM read (Read takes one cycle. RD is cleared in hardware. The RD bit can or be set, not cleared, in software.)	S = Bit can	only be set										
bit 7-4       Unimplemented: Read as '0'         bit 3       WRERR: EEPROM Error Flag bit         1 = A write operation is prematurely terminated (any MCLR Reset, any WDT Reset during normal operation or BOR Reset)         0 = The write operation completed         bit 2       WREN: EEPROM Write Enable bit         1 = Allows write cycles         0 = Inhibits write to the data EEPROM         bit 1       WR: Write Control bit         1 = Initiates a write cycle (The bit is cleared by hardware once write is complete. The WR bit can obe set, not cleared, in software.)         0 = Write cycle to the data EEPROM is complete         bit 0       RD: Read Control bit         1 = Initiates an EEPROM read (Read takes one cycle. RD is cleared in hardware. The RD bit can obe set, not cleared, in software.)	R = Readat	ole bit	W = Writable I	oit	U = Unimplen	nented bit, read	as '0'					
bit 3       WRERR: EEPROM Error Flag bit         1 = A write operation is prematurely terminated (any MCLR Reset, any WDT Reset during normal operation or BOR Reset)         0 = The write operation completed         bit 2       WREN: EEPROM Write Enable bit         1 = Allows write cycles         0 = Inhibits write to the data EEPROM         bit 1       WR: Write Control bit         1 = Initiates a write cycle (The bit is cleared by hardware once write is complete. The WR bit can obe set, not cleared, in software.)         0 = Write cycle to the data EEPROM is complete         bit 0       RD: Read Control bit         1 = Initiates an EEPROM read (Read takes one cycle. RD is cleared in hardware. The RD bit can obe set, not cleared, in software.)	-n = Value a	at POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown				
bit 3       WRERR: EEPROM Error Flag bit         1 = A write operation is prematurely terminated (any MCLR Reset, any WDT Reset during normal operation or BOR Reset)         0 = The write operation completed         bit 2       WREN: EEPROM Write Enable bit         1 = Allows write cycles         0 = Inhibits write to the data EEPROM         bit 1       WR: Write Control bit         1 = Initiates a write cycle (The bit is cleared by hardware once write is complete. The WR bit can obe set, not cleared, in software.)         0 = Write cycle to the data EEPROM is complete         bit 0       RD: Read Control bit         1 = Initiates an EEPROM read (Read takes one cycle. RD is cleared in hardware. The RD bit can obe set, not cleared, in software.)												
<ul> <li>1 = A write operation is prematurely terminated (any MCLR Reset, any WDT Reset during normal operation or BOR Reset)</li> <li>0 = The write operation completed</li> <li>bit 2 WREN: EEPROM Write Enable bit</li> <li>1 = Allows write cycles</li> <li>0 = Inhibits write to the data EEPROM</li> <li>bit 1 WR: Write Control bit</li> <li>1 = Initiates a write cycle (The bit is cleared by hardware once write is complete. The WR bit can obe set, not cleared, in software.)</li> <li>0 = Write cycle to the data EEPROM is complete</li> <li>bit 0 RD: Read Control bit</li> <li>1 = Initiates an EEPROM read (Read takes one cycle. RD is cleared in hardware. The RD bit can obe set, not cleared, in software.)</li> </ul>	bit 7-4	Unimplemen	ted: Read as 'o	)'								
normal operation or BOR Reset)         0 = The write operation completed         bit 2       WREN: EEPROM Write Enable bit         1 = Allows write cycles         0 = Inhibits write to the data EEPROM         bit 1       WR: Write Control bit         1 = Initiates a write cycle (The bit is cleared by hardware once write is complete. The WR bit can be set, not cleared, in software.)         0 = Write cycle to the data EEPROM is complete         bit 0       RD: Read Control bit         1 = Initiates an EEPROM read (Read takes one cycle. RD is cleared in hardware. The RD bit can be set, not cleared, in software.)	bit 3	WRERR: EEI	PROM Error Fla	ng bit								
<ul> <li>0 = The write operation completed</li> <li>bit 2</li> <li>WREN: EEPROM Write Enable bit         <ol> <li>= Allows write cycles                 0 = Inhibits write to the data EEPROM</li> </ol> </li> <li>bit 1</li> <li>WR: Write Control bit         <ol> <li>= Initiates a write cycle (The bit is cleared by hardware once write is complete. The WR bit can obe set, not cleared, in software.)</li> <li>0 = Write cycle to the data EEPROM is complete</li> </ol> </li> <li>bit 0</li> <li>RD: Read Control bit         <ol> <li>= Initiates an EEPROM read (Read takes one cycle. RD is cleared in hardware. The RD bit can obe set, not cleared, in software.)</li> </ol> </li> </ul>			• •	•	inated (any MC	LR Reset, any	WDT Reset du	ring				
bit 2       WREN: EEPROM Write Enable bit         1 = Allows write cycles       0 = Inhibits write to the data EEPROM         bit 1       WR: Write Control bit         1 = Initiates a write cycle (The bit is cleared by hardware once write is complete. The WR bit can obe set, not cleared, in software.)         0 = Write cycle to the data EEPROM is complete         bit 0       RD: Read Control bit         1 = Initiates an EEPROM read (Read takes one cycle. RD is cleared in hardware. The RD bit can obe set, not cleared, in software.)												
<ul> <li>1 = Allows write cycles         <ul> <li>0 = Inhibits write to the data EEPROM</li> </ul> </li> <li>bit 1 WR: Write Control bit         <ul> <li>1 = Initiates a write cycle (The bit is cleared by hardware once write is complete. The WR bit can e be set, not cleared, in software.)</li> <li>0 = Write cycle to the data EEPROM is complete</li> </ul> </li> <li>bit 0 RD: Read Control bit         <ul> <li>1 = Initiates an EEPROM read (Read takes one cycle. RD is cleared in hardware. The RD bit can e be set, not cleared, in software.)</li> </ul> </li> </ul>	hit 0		•	•								
<ul> <li>0 = Inhibits write to the data EEPROM</li> <li>bit 1</li> <li>WR: Write Control bit</li> <li>1 = Initiates a write cycle (The bit is cleared by hardware once write is complete. The WR bit can be set, not cleared, in software.)</li> <li>0 = Write cycle to the data EEPROM is complete</li> <li>bit 0</li> <li>RD: Read Control bit</li> <li>1 = Initiates an EEPROM read (Read takes one cycle. RD is cleared in hardware. The RD bit can be set, not cleared, in software.)</li> </ul>	DILZ											
<ul> <li>1 = Initiates a write cycle (The bit is cleared by hardware once write is complete. The WR bit can a be set, not cleared, in software.)</li> <li>0 = Write cycle to the data EEPROM is complete</li> <li>bit 0</li> <li>RD: Read Control bit</li> <li>1 = Initiates an EEPROM read (Read takes one cycle. RD is cleared in hardware. The RD bit can a be set, not cleared, in software.)</li> </ul>			,	EEPROM								
be set, not cleared, in software.) 0 = Write cycle to the data EEPROM is complete bit 0 <b>RD:</b> Read Control bit 1 = Initiates an EEPROM read (Read takes one cycle. RD is cleared in hardware. The RD bit can be set, not cleared, in software.)	bit 1	WR: Write Co	ontrol bit									
<ul> <li>0 = Write cycle to the data EEPROM is complete</li> <li>bit 0</li> <li>RD: Read Control bit</li> <li>1 = Initiates an EEPROM read (Read takes one cycle. RD is cleared in hardware. The RD bit can be set, not cleared, in software.)</li> </ul>		1 = Initiates a	a write cycle (Th	ne bit is cleare	ed by hardware	once write is co	omplete. The W	R bit can only				
bit 0 RD: Read Control bit 1 = Initiates an EEPROM read (Read takes one cycle. RD is cleared in hardware. The RD bit can obe set, not cleared, in software.)		be set, n	ot cleared, in so	oftware.)			•					
<ul> <li>1 = Initiates an EEPROM read (Read takes one cycle. RD is cleared in hardware. The RD bit can be set, not cleared, in software.)</li> </ul>		0 = Write cyc	cle to the data E	EPROM is co	omplete							
be set, not cleared, in software.)	bit 0		RD: Read Control bit									
				·	es one cycle. RI	D is cleared in h	ardware. The F	D bit can only				
				,								

#### 10.2 Reading the EEPROM Data Memory

To read a data memory location, the user must write the address to the EEADR register and then set control bit RD of the EECON1 register, as shown in Example 10-1. The data is available, at the very next cycle, in the EEDAT register. Therefore, it can be read in the next instruction. EEDAT holds this value until another read, or until it is written to by the user (during a write operation).

EXAMPLE 10-1: DATA EEPROM READ

I	BANKSEL	EEADR	;
	MOVLW	CONFIG_ADDR	i
	MOVWF	EEADR	;Address to read
	BSF	EECON1,RD	;EE Read
	MOVF	EEDAT,W	;Move data to W

### 10.3 Writing to the EEPROM Data Memory

To write an EEPROM data location, the user must first write the address to the EEADR register and the data to the EEDAT register. Then the user must follow a specific sequence to initiate the write for each byte, as shown in Example 10-2.

EXAMPLE 10-2: DATA EEPROM WRITE

_				
		BANKSEL	EECON1	;
		BSF	EECON1,WREN	;Enable write
		BCF	INTCON,GIE	;Disable INTs
		BTFSC	INTCON, GIE	;See AN576
		GOTO	\$-2	;
		MOVLW	55h	;Unlock write
	red nce	MOVWF	EECON2	;
	quii	MOVLW	AAh	;
	Sec	MOVWF	EECON2	;
		BSF	EECON1,WR	;Start the write
		BSF	INTCON, GIE	;Enable INTS

The write will not initiate if the above sequence is not exactly followed (write 55h to EECON2, write AAh to EECON2, then set WR bit) for each byte. We strongly recommend that interrupts be disabled during this code segment. A cycle count is executed during the required sequence. Any number that is not equal to the required cycles to execute the required sequence will prevent the data from being written into the EEPROM.

Additionally, the WREN bit in EECON1 must be set to enable write. This mechanism prevents accidental writes to data EEPROM due to errant (unexpected) code execution (i.e., lost programs). The user should keep the WREN bit clear at all times, except when updating EEPROM. The WREN bit is not cleared by hardware. After a write sequence has been initiated, clearing the WREN bit will not affect this write cycle. The WR bit will be inhibited from being set unless the WREN bit is set.

At the completion of the write cycle, the WR bit is cleared in hardware and the EE Write Complete Interrupt Flag bit (EEIF) is set. The user can either enable this interrupt or poll this bit. The EEIF bit of the PIR1 register must be cleared by software.

## 10.4 Write Verify

Depending on the application, good programming practice may dictate that the value written to the data EEPROM should be verified (see Example 10-3) to the desired value to be written.

BANKSE MOVF	LEEDAT EEDAT,W	; ;EEDAT not changed
		;from previous write
BSF	EECON1,RD	;YES, Read the
		;value written
XORWF	EEDAT,W	
BTFSS	STATUS,Z	;Is data the same
GOTO	WRITE_ERR	;No, handle error
:		;Yes, continue

## 10.4.1 USING THE DATA EEPROM

The data EEPROM is a high-endurance, byte addressable array that has been optimized for the storage of frequently changing information (e.g., program variables or other data that are updated often). When variables in one section change frequently, while variables in another section do not change, it is possible to exceed the total number of write cycles to the EEPROM (specification D124) without exceeding the total number of write cycles to a single byte (specifications D120 and D120A). If this is the case, then a refresh of the array must be performed. For this reason, variables that change infrequently (such as constants, IDs, calibration, etc.) should be stored in Flash program memory.

<sup>© 2007</sup> Microchip Technology Inc.

#### 10.5 Protection Against Spurious Write

There are conditions when the user may not want to write to the data EEPROM memory. To protect against spurious EEPROM writes, various mechanisms have been built in. On power-up, WREN is cleared. Also, the Power-up Timer (64 ms duration) prevents EEPROM write.

The write initiate sequence and the WREN bit together help prevent an accidental write during:

- Brown-out
- Power Glitch
- Software Malfunction

#### 10.6 Data EEPROM Operation During Code-Protect

Data memory can be code-protected by programming the  $\overline{CPD}$  bit in the Configuration Word register (Register 12-1) to '0'.

When the data memory is code-protected, the CPU is able to read and write data to the data EEPROM. It is recommended to code-protect the program memory when code-protecting data memory. This prevents anyone from programming zeroes over the existing code (which will execute as NOPS) to reach an added routine, programmed in unused program memory, which outputs the contents of data memory. Programming unused locations in program memory to '0' will also help prevent data memory code protection from becoming breached.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
INTCON	GIE	PEIE	T0IE	INTE	GPIE	T0IF	INTF	GPIF	0000 0000	0000 0000
PIR1	EEIF	ADIF	CCP1IF	—	CMIF	OSFIF	TMR2IF	TMR1IF	000- 0000	000- 0000
PIE1	EEIE	ADIE	CCP1IE	—	CMIE	OSFIE	TMR2IE	TMR1IE	000- 0000	000- 0000
EEDAT	EEDAT7	EEDAT6	EEDAT5	EEDAT4	EEDAT3	EEDAT2	EEDAT1	EEDAT0	0000 0000	0000 0000
EEADR	EEADR7	EEADR6	EEADR5	EEADR4	EEADR3	EEADR2	EEADR1	EEADR0	0000 0000	0000 0000
EECON1	_	_	_	_	WRERR	WREN	WR	RD	x000	q000
EECON2 <sup>(1)</sup>	1) EEPROM Control Register 2									

#### TABLE 10-1: SUMMARY OF ASSOCIATED DATA EEPROM REGISTERS

Legend: x = unknown, u = unchanged, - = unimplemented read as '0', q = value depends upon condition. Shaded cells are not used by the Data EEPROM module.

Note 1: EECON2 is not a physical register.

## 11.0 CAPTURE/COMPARE/PWM (CCP) MODULE

The Capture/Compare/PWM module is a peripheral which allows the user to time and control different events. In Capture mode, the peripheral allows the timing of the duration of an event. The Compare mode allows the user to trigger an external event when a predetermined amount of time has expired. The PWM mode can generate a Pulse-Width Modulated signal of varying frequency and duty cycle.

The timer resources used by the module are shown in Table 11-1

Additional information on CCP modules is available in the Application Note AN594, *"Using the CCP Modules"* (DS00594).

TABLE 11-1:	CCP MODE – TIMER
	<b>RESOURCES REQUIRED</b>

CCP Mode	Timer Resource
Capture	Timer1
Compare	Timer1
PWM	Timer2

## REGISTER 11-1: CCP1CON: CCP1 CONTROL REGISTER

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
_	_	DC1B1	DC1B0	CCP1M3	CCP1M2	CCP1M1	CCP1M0				
bit 7							bit				
Legend:											
R = Readable	e bit	W = Writable	bit	U = Unimpler	nented bit, rea	d as '0'					
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown				
bit 7-6	Unimplemer	nted: Read as '	0'								
bit 5-4	DC1B<1:0>:	PWM Duty Cy	cle Least Sign	ificant bits							
	Capture mod Unused.	le:									
	Compare mo	de:									
	Unused.										
	PWM mode:										
				luty cycle. The	eight MSbs are	e found in CCP	R1L.				
bit 3-0		>: CCP Mode S			、 、						
		0000 = Capture/Compare/PWM off (resets CCP module) 0001 = Unused (reserved)									
		0001 = Unused (reserved) 0010 = Unused (reserved)									
		0011 = Unused (reserved)									
		0100 = Capture mode, every falling edge									
		ture mode, eve									
		ture mode, eve									
		oture mode, eve		atch (CCP1IF b	it is set)						
				match (CCP1IF							
	1010 = Con			re interrupt on i		bit is set, CCI	P1 pin				
	1011 = Con	npare mode, tri		vent (CCP1IF b module is enabl			/D				
						/					
	110x = PW	M mode active-	high		-						

### 11.1 Capture Mode

In Capture mode, CCPR1H:CCPR1L captures the 16-bit value of the TMR1 register when an event occurs on pin CCP1. An event is defined as one of the following and is configured by the CCP1M<3:0> bits of the CCP1CON register:

- · Every falling edge
- · Every rising edge
- Every 4th rising edge
- Every 16th rising edge


When a capture is made, the Interrupt Request Flag bit CCP1IF of the PIR1 register is set. The interrupt flag must be cleared in software. If another capture occurs before the value in the CCPR1H, CCPR1L register pair is read, the old captured value is overwritten by the new captured value (see Figure 11-1).

#### 11.1.1 CCP1 PIN CONFIGURATION

In Capture mode, the CCP1 pin should be configured as an input by setting the associated TRIS control bit.

Note:	If the CCP1 pin is configured as an output,										
	a write to the GPIO port can cause a										
	capture condition.										

#### FIGURE 11-1: CAPTURE MODE OPERATION BLOCK DIAGRAM



#### 11.1.2 TIMER1 MODE SELECTION

Timer1 must be running in Timer mode or Synchronized Counter mode for the CCP module to use the capture feature. In Asynchronous Counter mode, the capture operation may not work.

#### 11.1.3 SOFTWARE INTERRUPT

When the Capture mode is changed, a false capture interrupt may be generated. The user should keep the CCP1IE interrupt enable bit of the PIE1 register clear to avoid false interrupts. Additionally, the user should clear the CCP1IF interrupt flag bit of the PIR1 register following any change in operating mode.

#### 11.1.4 CCP PRESCALER

There are four prescaler settings specified by the CCP1M<3:0> bits of the CCP1CON register. Whenever the CCP module is turned off, or the CCP module is not in Capture mode, the prescaler counter is cleared. Any Reset will clear the prescaler counter.

Switching from one capture prescaler to another does not clear the prescaler and may generate a false interrupt. To avoid this unexpected operation, turn the module off by clearing the CCP1CON register before changing the prescaler (see Example 11-1).

#### EXAMPLE 11-1: CHANGING BETWEEN CAPTURE PRESCALERS

BANKSEL	CCP1CON	;Set Bank bits to point
		;to CCP1CON
CLRF	CCP1CON	;Turn CCP module off
MOVLW	NEW_CAPT_PS	;Load the W reg with
		; the new prescaler
		; move value and CCP ON
MOVWF	CCP1CON	;Load CCP1CON with this
		; value
		; the new prescaler ; move value and CCP ON ;Load CCP1CON with this

#### 11.2 **Compare Mode**


In Compare mode, the 16-bit CCPR1 register value is constantly compared against the TMR1 register pair value. When a match occurs, the CCP1 module may:

- Toggle the CCP1 output.
- Set the CCP1 output.
- Clear the CCP1 output.
- Generate a Special Event Trigger.
- · Generate a Software Interrupt.

The action on the pin is based on the value of the CCP1M<3:0> control bits of the CCP1CON register.

All Compare modes can generate an interrupt.





Clear TMR1H and TMR1L registers.

- NOT set interrupt flag bit TMR1IF of the PIR1 register.
- Set the GO/DONE bit to start the ADC conversion.

#### 11.2.1 CCP1 PIN CONFIGURATION

The user must configure the CCP1 pin as an output by clearing the associated TRIS bit.

Note:	Clearing the CCP1CON register will force
	the CCP1 compare output latch to the
	default low level. This is not the GPIO I/O
	data latch.

#### 11.2.2 TIMER1 MODE SELECTION

In Compare mode, Timer1 must be running in either Timer mode or Synchronized Counter mode. The compare operation may not work in Asynchronous Counter mode.

#### 11.2.3 SOFTWARE INTERRUPT MODE

When Generate Software Interrupt mode is chosen (CCP1M<3:0> = 1010), the CCP1 module does not assert control of the CCP1 pin (see the CCP1CON register).

#### 11.2.4 SPECIAL EVENT TRIGGER

When Special Event Trigger mode is chosen (CCP1M<3:0> = 1011), the CCP1 module does the following:

- Resets Timer1
- Starts an ADC conversion if ADC is enabled

The CCP1 module does not assert control of the CCP1 pin in this mode (see the CCP1CON register).

The Special Event Trigger output of the CCP occurs immediately upon a match between the TMR1H, TMR1L register pair and the CCPR1H, CCPR1L register pair. The TMR1H, TMR1L register pair is not reset until the next rising edge of the Timer1 clock. This allows the CCPR1H, CCPR1L register pair to effectively provide a 16-bit programmable period register for Timer1.

- **Note 1:** The Special Event Trigger from the CCP module does not set interrupt flag bit TMRxIF of the PIR1 register.
  - 2: Removing the match condition by changing the contents of the CCPR1H and CCPR1L register pair, between the clock edge that generates the Special Event Trigger and the clock edge that generates the Timer1 Reset, will preclude the Reset from occurring.

<sup>© 2007</sup> Microchip Technology Inc.

#### 11.3 PWM Mode

The PWM mode generates a Pulse-Width Modulated signal on the CCP1 pin. The duty cycle, period and resolution are determined by the following registers:

- PR2
- T2CON
- CCPR1L
- CCP1CON

In Pulse-Width Modulation (PWM) mode, the CCP module produces up to a 10-bit resolution PWM output on the CCP1 pin. Since the CCP1 pin is multiplexed with the PORT data latch, the TRIS for that pin must be cleared to enable the CCP1 pin output driver.


Note:	Clearing	the	CCP1CON	register	will
	relinquish	CCP	1 control of t	ne CCP1	pin.

Figure 11-1 shows a simplified block diagram of PWM operation.

Figure 11-4 shows a typical waveform of the PWM signal.

For a step-by-step procedure on how to set up the CCP module for PWM operation, see **Section 11.3.7** "Setup for PWM Operation".


FIGURE 11-3: SIMPLIFIED PWM BLOCK DIAGRAM



2: In PWM mode, CCPR1H is a read-only register.

The PWM output (Figure 11-4) has a time base (period) and a time that the output stays high (duty cycle).

FIGURE 11-4: CCP PWM OUTPUT



# 11.3.1 PWM PERIOD

The PWM period is specified by the PR2 register of Timer2. The PWM period can be calculated using the formula of Equation 11-1.

# EQUATION 11-1: PWM PERIOD

 $PWM Period = [(PR2) + 1] \bullet 4 \bullet Tosc \bullet$ (TMR2 Prescale Value)

When TMR2 is equal to PR2, the following three events occur on the next increment cycle:

- TMR2 is cleared
- The CCP1 pin is set. (Exception: If the PWM duty cycle = 0%, the pin will not be set.)
- The PWM duty cycle is latched from CCPR1L into CCPR1H.

Note:	The Timer2 postscaler (see Section 7.0
	"Timer2 Module") is not used in the
	determination of the PWM frequency.

# 11.3.2 PWM DUTY CYCLE

The PWM duty cycle is specified by writing a 10-bit value to multiple registers: CCPR1L register and DC1B<1:0> bits of the CCP1CON register. The CCPR1L contains the eight MSbs and the CCP1<1:0> bits of the CCP1CON register contain the two LSbs. CCPR1L and DC1B<1:0> bits of the CCP1CON register can be written to at any time. The duty cycle value is not latched into CCPR1H until after the period completes (i.e., a match between PR2 and TMR2 registers occurs). While using the PWM, the CCPR1H register is read-only.

Equation 11-2 is used to calculate the PWM pulse width.

Equation 11-3 is used to calculate the PWM duty cycle ratio.

# EQUATION 11-2: PULSE WIDTH

 $Pulse Width = (CCPR1L:CCP1CON < 5:4>) \bullet$ 

TOSC • (TMR2 Prescale Value)

# EQUATION 11-3: DUTY CYCLE RATIO

$$Duty Cycle Ratio = \frac{(CCPR1L:CCP1CON < 5:4>)}{4(PR2 + 1)}$$

The CCPR1H register and a 2-bit internal latch are used to double buffer the PWM duty cycle. This double buffering is essential for glitchless PWM operation.

The 8-bit timer TMR2 register is concatenated with either the 2-bit internal system clock (Fosc), or 2 bits of the prescaler, to create the 10-bit time base. The system clock is used if the Timer2 prescaler is set to 1:1.

When the 10-bit time base matches the CCPR1H and 2bit latch, then the CCP1 pin is cleared (see Figure 11-1).

# 11.3.3 PWM RESOLUTION

The resolution determines the number of available duty cycles for a given period. For example, a 10-bit resolution will result in 1024 discrete duty cycles, whereas an 8-bit resolution will result in 256 discrete duty cycles.

The maximum PWM resolution is 10 bits when PR2 is 255. The resolution is a function of the PR2 register value as shown by Equation 11-4.

# EQUATION 11-4: PWM RESOLUTION

Resolution = 
$$\frac{\log[4(PR2 + 1)]}{\log(2)}$$
 bits

Note: If the pulse width value is greater than the period the assigned PWM pin(s) will remain unchanged.

# TABLE 11-2: EXAMPLE PWM FREQUENCIES AND RESOLUTIONS (Fosc = 20 MHz)

PWM Frequency	1.22 kHz	4.88 kHz	19.53 kHz	78.12 kHz	156.3 kHz	208.3 kHz
Timer Prescale (1, 4, 16)	16	4	1	1	1	1
PR2 Value	0xFF	0xFF	0xFF	0x3F	0x1F	0x17
Maximum Resolution (bits)	10	10	10	8	7	6.6

# TABLE 11-3: EXAMPLE PWM FREQUENCIES AND RESOLUTIONS (Fosc = 8 MHz)

PWM Frequency	1.22 kHz	4.90 kHz	19.61 kHz	76.92 kHz	153.85 kHz	200.0 kHz
Timer Prescale (1, 4, 16)	16	4	1	1	1	1
PR2 Value	0x65	0x65	0x65	0x19	0x0C	0x09
Maximum Resolution (bits)	8	8	8	6	5	5

#### 11.3.4 OPERATION IN SLEEP MODE

In Sleep mode, the TMR2 register will not increment and the state of the module will not change. If the CCP1 pin is driving a value, it will continue to drive that value. When the device wakes up, TMR2 will continue from its previous state.

#### 11.3.5 CHANGES IN SYSTEM CLOCK FREQUENCY

The PWM frequency is derived from the system clock frequency. Any changes in the system clock frequency will result in changes to the PWM frequency. See Section 3.0 "Oscillator Module (With Fail-Safe Clock Monitor)" for additional details.

#### 11.3.6 EFFECTS OF RESET

Any Reset will force all ports to Input mode and the CCP registers to their Reset states.

#### 11.3.7 SETUP FOR PWM OPERATION

The following steps should be taken when configuring the CCP module for PWM operation:

- 1. Disable the PWM pin (CCP1) output drivers by setting the associated TRIS bit.
- 2. Set the PWM period by loading the PR2 register.
- Configure the CCP module for the PWM mode by loading the CCP1CON register with the appropriate values.
- 4. Set the PWM duty cycle by loading the CCPR1L register and DC1B bits of the CCP1CON register.
- 5. Configure and start Timer2:
  - Clear the TMR2IF interrupt flag bit of the PIR1 register.
  - Set the Timer2 prescale value by loading the T2CKPS bits of the T2CON register.
  - Enable Timer2 by setting the TMR2ON bit of the T2CON register.
- 6. Enable PWM output after a new PWM cycle has started:
  - Wait until Timer2 overflows (TMR2IF bit of the PIR1 register is set).
  - Enable the CCP1 pin output driver by clearing the associated TRIS bit.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
CCP1CON	—	-	DC1B1	DC1B0	CCP1M3	CCP1M2	CCP1M1	CCP1M0	00 0000	00 0000
CCPR1L	Capture/Cor	Capture/Compare/PWM Register 1 Low Byte (LSB)						xxxx xxxx	xxxx xxxx	
CCPR1H	Capture/Compare/PWM Register 1 High Byte (MSB)						xxxx xxxx	xxxx xxxx		
CMCON1	_	_	_	_	_	_	T1GSS	CMSYNC	10	10
INTCON	GIE	PEIE	T0IE	INTE	GPIE	T0IF	INTF	GPIF	0000 0000	x000 000x
PIE1	EEIE	ADIE	CCP1IE	_	CMIE	OSFIE	TMR2IE	TMR1IE	000- 0000	000- 0000
PIR1	EEIF	ADIF	CCP1IF	_	CMIF	OSFIF	TMR2IF	TMR1IF	000- 0000	000- 0000
T1CON	T1GINV	TMR1GE	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N	0000 0000	0000 0000
TMR1L	Holding Register for the Least Significant Byte of the 16-bit TMR1 Register								xxxx xxxx	xxxx xxxx
TMR1H	Holding Reg	gister for the N	Aost Significa	nt Byte of the	16-bit TMR1	Register			xxxx xxxx	xxxx xxxx
TRISIO	_	_	TRISI05	TRISIO4	TRISIO3	TRISIO2	TRISIO1	TRISIO0	11 1111	11 1111

Legend: -= Unimplemented locations, read as '0', u = unchanged, x = unknown. Shaded cells are not used by the Capture and Compare.

TABLE TI-J. REGISTERS ASSOCIATED WITH FWW AND TIWERZ	TABLE 11-5:	<b>REGISTERS ASSOCIATED WITH PWM AND TIMER2</b>
------------------------------------------------------	-------------	-------------------------------------------------

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
CCP1CON	—	_	DC1B1	DC1B0	CCP1M3	CCP1M2	CCP1M1	CCP1M0	00 0000	00 0000
CCPR1L	Capture/Compare/PWM Register 1 Low Byte (LSB)								xxxx xxxx	xxxx xxxx
CCPR1H	Capture/Compare/PWM Register 1 High Byte (MSB)								xxxx xxxx	xxxx xxxx
INTCON	GIE	PEIE	T0IE	INTE	GPIE	T0IF	INTF	GPIF	0000 0000	0000 000x
PIE1	EEIE	ADIE	CCP1IE	_	CMIE	OSFIE	TMR2IE	TMR1IE	000- 0000	-000 0000
PIR1	EEIF	ADIF	CCP1IF	_	CMIF	OSFIF	TMR2IF	TMR1IF	000- 0000	-000 0000
PR2	Timer2 Perio	od Register							1111 1111	1111 1111
T2CON	_	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0	-000 0000	-000 0000
TMR2	Timer2 Module Register								0000 0000	0000 0000
TRISIO	—	—	TRISIO5	TRISIO4	TRISIO3	TRISIO2	TRISIO1	TRISIO0	11 1111	11 1111

Legend: -= Unimplemented locations, read as '0', u = unchanged, x = unknown. Shaded cells are not used by the PWM.

<sup>© 2007</sup> Microchip Technology Inc.

# **PIC12F683**

NOTES:

# 12.0 SPECIAL FEATURES OF THE CPU

The PIC12F683 has a host of features intended to maximize system reliability, minimize cost through elimination of external components, provide power saving features and offer code protection.

These features are:

- Reset
  - Power-on Reset (POR)
  - Power-up Timer (PWRT)
  - Oscillator Start-up Timer (OST)
  - Brown-out Reset (BOR)
- Interrupts
- Watchdog Timer (WDT)
- Oscillator Selection
- Sleep
- Code Protection
- ID Locations
- In-Circuit Serial Programming™

The PIC12F683 has two timers that offer necessary delays on power-up. One is the Oscillator Start-up Timer (OST), intended to keep the chip in Reset until the crystal oscillator is stable. The other is the Power-up Timer (PWRT), which provides a fixed delay of 64 ms (nominal) on power-up only, designed to keep the part in Reset while the power supply stabilizes. There is also circuitry to reset the device if a brown-out occurs, which can use the Power-up Timer to provide at least a 64 ms Reset. With these three functions on-chip, most applications need no external Reset circuitry.

The Sleep mode is designed to offer a very low-current Power-down mode. The user can wake-up from Sleep through:

- External Reset
- Watchdog Timer Wake-up
- An interrupt

Several oscillator options are also made available to allow the part to fit the application. The INTOSC option saves system cost while the LP crystal option saves power. A set of Configuration bits are used to select various options (see Register 12-1).

Note: Address 2007h is beyond the user program memory space. It belongs to the special configuration memory space (2000h-3FFFh), which can be accessed only during programming. See "PIC12F6XX/16F6XX Memory Programming Specification" (DS41204) for more information.

# 12.1 Configuration Bits

The Configuration bits can be programmed (read as '0'), or left unprogrammed (read as '1') to select various device configurations as shown in Register 12-1. These bits are mapped in program memory location 2007h.

<sup>© 2007</sup> Microchip Technology Inc.

#### REGISTER 12-1: CONFIG: CONFIGURATION WORD REGISTER

	_			FCMEN	IESO	BOREN1	BOREN0			
bit 15							bit 8			
		T		1	I	T	1			
CPD	CP	MCLRE	PWRTE	WDTE	FOSC2	FOSC1	FOSC0			
bit 7							bit 0			
Legend:										
R = Readable	bit	W = Writable bit		P = Programm	able'	U = Unimplemer	nted bit, read as '0'			
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea		x = Bit is unknow				
bit 15-12	Unimplemente	ed: Read as '1'								
bit 11	1 = Fail-Safe C	Safe Clock Monito Clock Monitor is en Clock Monitor is di	nabled							
bit 10	1 = Internal Ext	<b>IESO:</b> Internal External Switchover bit 1 = Internal External Switchover mode is enabled 0 = Internal External Switchover mode is disabled								
bit 9-8	11 = BOR enal 10 = BOR enal 01 = BOR cont	BOREN<1:0>: Brown-out Reset Selection bits <sup>(1)</sup> 11 = BOR enabled 10 = BOR enabled during operation and disabled in Sleep 01 = BOR controlled by SBOREN bit of the PCON register 00 = BOR disabled								
bit 7	1 = Data memo	de Protection bit <sup>(2</sup> bry code protectio bry code protectio	on is disabled							
bit 6		ection bit <sup>(3)</sup> emory code prote emory code prote								
bit 5	1 = GP3/MCLR	MCLR pin functio pin function is M pin function is d	1CLR	_R internally tied	d to VDD					
bit 4	<b>PWRTE</b> : Powe 1 = PWRT disa 0 = PWRT ena		e bit							
bit 3	1 = WDT enabl	dog Timer Enable led led and can be e		TEN bit of the V	VDTCON registe	r				
bit 2-0	FOSC<2:0>: O 111 = RC osc 110 = RCIO c 101 = INTOS 100 = INTOS 011 = EC: I/O 010 = HS osc 001 = XT osc	escillator Selection billator: CLKOUT oscillator: I/O func C oscillator: CLKC CIO oscillator: I/C 0 function on GP4 billator: High-spee illator: Crystal/res illator: Low-powe	n bits function on GP4/OS 20T function on GP 20 function on GP 20 function on GP 20 function on GP 20 function on GP4/ 20 crystal/resona 20 conator on GP4/	4/OSC2/CLKOU SC2/CLKOUT p GP4/OSC2/CLKO P4/OSC2/CLKO T pin, CLKIN or ator on GP4/OS /OSC2/CLKOU	IT pin, RC on GF in, RC on GP5/O OUT pin, I/O fun- UT pin, I/O funct GP5/OSC1/CLI C2/CLKOUT and T and GP5/OSC1	25/OSC1/CLKIN ISC1/CLKIN ction on GP5/OSC ion on GP5/OSC KIN I GP5/OSC1/CLF I/CLKIN	1/CLKIN			
2:	Enabling Brown-out The entire data EEP The en <u>tire pr</u> ogram i	ROM will be eras	sed when the co	de protection is	turned off.					

4: When MCLR is asserted in INTOSC or RC mode, the internal clock oscillator is disabled.

## 12.2 Calibration Bits

Brown-out Reset (BOR), Power-on Reset (POR) and 8 MHz internal oscillator (HFINTOSC) are factory calibrated. These calibration values are stored in fuses located in the Calibration Word (2009h). The Calibration Word is not erased when using the specified bulk erase sequence in the "*PIC12F6XX/16F6XX Memory Programming Specification*" (DS41244) and thus, does not require reprogramming.

#### 12.3 Reset

The PIC12F683 differentiates between various kinds of Reset:

- a) Power-on Reset (POR)
- b) WDT Reset during normal operation
- c) WDT Reset during Sleep
- d) MCLR Reset during normal operation
- e) MCLR Reset during Sleep
- f) Brown-out Reset (BOR)

Some registers are not affected in any Reset condition; their status is unknown on POR and unchanged in any other Reset. Most other registers are reset to a "Reset state" on:


- Power-on Reset
- MCLR Reset
- MCLR Reset during Sleep
- WDT Reset
- Brown-out Reset (BOR)

WDT wake-up does not cause register resets in the same manner as a WDT Reset since wake-up is viewed as the resumption of normal operation. TO and PD bits are set or cleared differently in different Reset situations, as indicated in Table 12-2. Software can use these bits to determine the nature of the Reset. See Table 12-4 for a full description of Reset states of all registers.

A simplified block diagram of the On-Chip Reset Circuit is shown in Figure 12-1.

The MCLR Reset path has a noise filter to detect and ignore small pulses. See **Section 15.0** "**Electrical Specifications**" for pulse-width specifications.

#### FIGURE 12-1: SIMPLIFIED BLOCK DIAGRAM OF ON-CHIP RESET CIRCUIT



#### 12.3.1 POWER-ON RESET

The on-chip POR circuit holds the chip in Reset until VDD has reached a high enough level for proper operation. To take advantage of the POR, simply connect the MCLR pin through a resistor to VDD. This will eliminate external RC components usually needed to create Power-on Reset. A maximum rise time for VDD is required. See **Section 15.0** "**Electrical Specifications**" for details. If the BOR is enabled, the maximum rise time specification does not apply. The BOR circuitry will keep the device in Reset until VDD reaches VBOD (see **Section 12.3.4** "**Brown-Out Reset (BOR)**").

Note: The POR circuit does not produce an internal Reset when VDD declines. To re-enable the POR, VDD must reach Vss for a minimum of 100 μs.

When the device starts normal operation (exits the Reset condition), device operating parameters (i.e., voltage, frequency, temperature, etc.) must be met to ensure operation. If these conditions are not met, the device must be held in Reset until the operating conditions are met.

For additional information, refer to the Application Note *AN607, "Power-up Trouble Shooting"* (DS00607).

#### 12.3.2 MCLR


PIC12F683 has a noise filter in the  $\overline{\text{MCLR}}$  Reset path. The filter will detect and ignore small pulses.

It should be noted that a WDT Reset does not drive  $\overline{\text{MCLR}}$  pin low.

Voltages applied to the MCLR pin that exceed its specification can result in both MCLR Resets and excessive current beyond the device specification during the ESD event. For this reason, Microchip recommends that the MCLR pin no longer be tied directly to VDD. The use of an RC network, as shown in Figure 12-2, is suggested.

An internal  $\overline{\text{MCLR}}$  option is enabled by clearing the  $\overline{\text{MCLRE}}$  bit in the Configuration Word register. When  $\overline{\text{MCLRE}} = 0$ , the Reset signal to the chip is generated internally. When the  $\overline{\text{MCLRE}} = 1$ , the GP3/ $\overline{\text{MCLR}}$  pin becomes an external Reset input. In this mode, the GP3/ $\overline{\text{MCLR}}$  pin has a weak pull-up to VDD.

# FIGURE 12-2: RECOMMENDED MCLR



#### 12.3.3 POWER-UP TIMER (PWRT)

The Power-up Timer provides a fixed 64 ms (nominal) time-out on power-up only, from POR or Brown-out Reset. The Power-up Timer operates from the 31 kHz LFINTOSC oscillator. For more information, see **Section 3.5 "Internal Clock Modes"**. The chip is kept in Reset as long as PWRT is active. The PWRT delay allows the VDD to rise to an acceptable level. A Configuration bit, PWRTE, can disable (if set) or enable (if cleared or programmed) the Power-up Timer. The Power-up Timer should be enabled when Brown-out Reset is enabled, although it is not required.

The Power-up Timer delay will vary from chip-to-chip due to:

- VDD variation
- Temperature variation
- · Process variation

See DC parameters for details (Section 15.0 "Electrical Specifications").

Note: Voltage spikes below Vss at the MCLR pin, inducing currents greater than 80 mA, may cause latch-up. Thus, a series resistor of 50-100  $\Omega$  should be used when applying a "low" level to the MCLR pin, rather than pulling this pin directly to Vss.

#### 12.3.4 BROWN-OUT RESET (BOR)

The BOREN0 and BOREN1 bits in the Configuration Word register select one of four BOR modes. Two modes have been added to allow software or hardware control of the BOR enable. When BOREN<1:0> = 01, the SBOREN bit of the PCON register enables/disables the BOR, allowing it to be controlled in software. By selecting BOREN<1:0> = 10, the BOR is automatically disabled in Sleep to conserve power and enabled on wake-up. In this mode, the SBOREN bit is disabled. See Register 12-1 for the Configuration Word definition.

A brown-out occurs when VDD falls below VBOR for greater than parameter TBOR (see **Section 15.0** "**Electrical Specifications**"). The brown-out condition will reset the device. This will occur regardless of VDD slew rate. A Brown-out Reset may not occur if VDD falls below VBOR for less than parameter TBOR.


On any Reset (Power-on, Brown-out Reset, Watchdog Timer, etc.), the chip will remain in Reset until VDD rises above VBOR (see Figure 12-3). If enabled, the Power-up Timer will be invoked by the Reset and keep the chip in Reset an additional 64 ms.

Note: The Power-up Timer is enabled by the PWRTE bit in the Configuration Word register. If VDD drops below VBOR while the Power-up Timer is running, the chip will go back into a Brown-out Reset and the Power-up Timer will be re-initialized. Once VDD rises above VBOR, the Power-up Timer will execute a 64 ms Reset.

#### 12.3.5 BOR CALIBRATION

The PIC12F683 stores the BOR calibration values in fuses located in the Calibration Word register (2008h). The Calibration Word register is not erased when using the specified bulk erase sequence in the *"PIC12F6XX/16F6XX Memory Programming Specification"* (DS41204) and thus, does not require reprogramming.

Note: Address 2008h is beyond the user program memory space. It belongs to the special configuration memory space (2000h-3FFFh), which can be accessed only during programming. See "PIC12F6XX/16F6XX Memory Programming Specification" (DS41204) for more information.



<sup>© 2007</sup> Microchip Technology Inc.

#### 12.3.6 TIME-OUT SEQUENCE

On power-up, the time-out sequence is as follows:

- PWRT time-out is invoked after POR has expired.
- OST is activated after the PWRT time-out has expired.

The total time-out will vary based on oscillator configuration and PWRTE bit status. For example, in EC mode with PWRTE bit erased (PWRT disabled), there will be no time-out at all. Figure 12-4, Figure 12-5 and Figure 12-6 depict time-out sequences. The device can execute code from the INTOSC while OST is active by enabling Two-Speed Start-up or Fail-Safe Monitor (see Section 3.7.2 "Two-Speed Start-up Sequence" and Section 3.8 "Fail-Safe Clock Monitor").

Since the time-outs occur from the POR pulse, if  $\overline{\text{MCLR}}$  is kept low long enough, the time-outs will expire. Then, bringing  $\overline{\text{MCLR}}$  high will begin execution immediately (see Figure 12-5). This is useful for testing purposes or to synchronize more than one PIC12F683 device operating in parallel.

Table 12-5 shows the Reset conditions for some special registers, while Table 12-4 shows the Reset conditions for all the registers.

#### 12.3.7 POWER CONTROL (PCON) REGISTER

The Power Control register PCON (address 8Eh) has two Status bits to indicate what type of Reset occurred last.

Bit 0 is  $\overrightarrow{BOR}$  (Brown-out).  $\overrightarrow{BOR}$  is unknown on Power-on Reset. It must then be set by the user and checked on subsequent Resets to see if  $\overrightarrow{BOR} = 0$ , indicating that a Brown-out has occurred. The  $\overrightarrow{BOR}$ Status bit is a "don't care" and is not necessarily predictable if the brown-out circuit is disabled (BOREN<1:0> = 00 in the Configuration Word register).

Bit 1 is POR (Power-on Reset). It is a '0' on Power-on Reset and unaffected otherwise. The user must write a '1' to this bit following a Power-on Reset. On a subsequent Reset, if POR is '0', it will indicate that a Power-on Reset has occurred (i.e., VDD may have gone too low).

For more information, see Section 4.2.4 "Ultra Low-Power Wake-up" and Section 12.3.4 "Brown-Out Reset (BOR)".

Oscillator Configuration	Powe	er-up	Brown-o	Wake-up from	
Oscillator Configuration	<b>PWRTE</b> = 0	PWRTE = 1	<b>PWRTE</b> = 0	PWRTE = 1	Sleep
XT, HS, LP	TPWRT + 1024 • Tosc	1024 • Tosc	TPWRT + 1024 • Tosc	1024 • Tosc	1024 • Tosc
RC, EC, INTOSC	TPWRT	_	TPWRT	_	—

#### TABLE 12-1: TIME-OUT IN VARIOUS SITUATIONS

#### TABLE 12-2: STATUS/PCON BITS AND THEIR SIGNIFICANCE

POR	BOR	то	PD	Condition
0	х	1	1	Power-on Reset
u	0	1	1	Brown-out Reset
u	u	0	u	WDT Reset
u	u	0	0	WDT Wake-up
u	u	u	u	MCLR Reset during normal operation
u	u	1	0	MCLR Reset during Sleep


**Legend:** u = unchanged, x = unknown


#### TABLE 12-3: SUMMARY OF REGISTERS ASSOCIATED WITH BROWN-OUT RESET

Name	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets <sup>(1)</sup>
CONFIG <sup>(2)</sup>	BOREN1	BOREN0	CPD	CP	MCLRE	PWRTE	WDTE	FOSC2	FOSC1	FOSC0	_	_
PCON			_	_	ULPWUE	SBOREN	_	_	POR	BOR	01qq	0uuu
STATUS			IRP	RP1	RP0	TO	PD	Z	DC	С	0001 1xxx	000q quuu


Legend:u = unchanged, x = unknown, - = unimplemented bit, reads as '0', q = value depends on condition. Shaded cells are not used by BOR.Note1:Other (non Power-up) Resets include MCLR Reset and Watchdog Timer Reset during normal operation.

**2:** See Configuration Word register (Register 12-1) for operation of all register bits.






#### FIGURE 12-5: TIME-OUT SEQUENCE ON POWER-UP (DELAYED MCLR)



#### FIGURE 12-6: TIME-OUT SEQUENCE ON POWER-UP (MCLR WITH VDD)



<sup>© 2007</sup> Microchip Technology Inc.

Register	Address	Power-on Reset	MCLR Reset WDT Reset Brown-out Reset <sup>(1)</sup>	Wake-up from Sleep through Interrupt Wake-up from Sleep through WDT Time-out
W	—	xxxx xxxx	uuuu uuuu	uuuu uuuu
INDF	00h/80h	XXXX XXXX	XXXX XXXX	uuuu uuuu
TMR0	01h	XXXX XXXX	นนนน นนนน	uuuu uuuu
PCL	02h/82h	0000 0000	0000 0000	PC + 1 <sup>(3)</sup>
STATUS	03h/83h	0001 1xxx	000q quuu <b>(4)</b>	uuuq quuu <sup>(4)</sup>
FSR	04h/84h	xxxx xxxx	uuuu uuuu	uuuu uuuu
GPIO	05h	x0 x000	x0 x000	uu uuuu
PCLATH	0Ah/8Ah	0 0000	0 0000	u uuuu
INTCON	0Bh/8Bh	0000 0000	0000 0000	uuuu uuuu <sup>(2)</sup>
PIR1	0Ch	0000 0000	0000 0000	uuuu uuuu <sup>(2)</sup>
TMR1L	0Eh	xxxx xxxx	uuuu uuuu	սսսս սսսս
TMR1H	0Fh	xxxx xxxx	uuuu uuuu	uuuu uuuu
T1CON	10h	0000 0000	uuuu uuuu	-uuu uuuu
TMR2	11h	0000 0000	0000 0000	uuuu uuuu
T2CON	12h	-000 0000	-000 0000	-uuu uuuu
CCPR1L	13h	xxxx xxxx	uuuu uuuu	uuuu uuuu
CCPR1H	14h	xxxx xxxx	uuuu uuuu	սսսս սսսս
CCP1CON	15h	00 0000	00 0000	uu uuuu
WDTCON	18h	0 1000	0 1000	u uuuu
CMCON0	19h	0000 0000	0000 0000	uuuu uuuu
CMCON1	20h	10	10	
ADRESH	1Eh	xxxx xxxx	uuuu uuuu	սսսս սսսս
ADCON0	1Fh	00 0000	00 0000	uu uuuu
OPTION_REG	81h	1111 1111	1111 1111	uuuu uuuu
TRISIO	85h	11 1111	11 1111	uu uuuu
PIE1	8Ch	0000 0000	0000 0000	սսսս սսսս
PCON	8Eh	010x	0uuu <b>(1,5)</b>	uuuu
OSCCON	8Fh	-110 q000	-110 q000	-uuu uuuu
OSCTUNE	90h	0 0000	u uuuu	u uuuu
PR2	92h	1111 1111	1111 1111	1111 1111
WPU	95h	11 -111	11 -111	uuuu uuuu
IOC	96h	00 0000	00 0000	uu uuuu
VRCON	99h	0-0- 0000	0-0- 0000	u-u- uuuu
EEDAT	9Ah	0000 0000	0000 0000	սսսս սսսս
EEADR	9Bh	0000 0000	0000 0000	uuuu uuuu

**Legend:** u = unchanged, x = unknown, - = unimplemented bit, reads as '0', q = value depends on condition.

Note 1: If VDD goes too low, Power-on Reset will be activated and registers will be affected differently.

**2:** One or more bits in INTCON and/or PIR1 will be affected (to cause wake-up).

**3:** When the wake-up is due to an interrupt and the GIE bit is set, the PC is loaded with the interrupt vector (0004h).

4: See Table 12-5 for Reset value for specific condition.

**5**: If Reset was due to brown-out, then bit 0 = 0. All other Resets will cause bit 0 = u.

#### TABLE 12-4: INITIALIZATION CONDITION FOR REGISTERS (CONTINUED)

Register	Address	Power-on Reset	MCLR Reset WDT Reset Brown-out Reset <sup>(1)</sup>	Wake-up from Sleep through Interrupt Wake-up from Sleep through WDT Time-out
EECON1	9Ch	x000	q000	uuuu
EECON2	9Dh			
ADRESL	9Eh	XXXX XXXX	uuuu uuuu	uuuu uuuu
ANSEL	9Fh	-000 1111	-000 1111	-uuu uuuu

**Legend:** u = unchanged, x = unknown, - = unimplemented bit, reads as '0', q = value depends on condition.

Note 1: If VDD goes too low, Power-on Reset will be activated and registers will be affected differently.

2: One or more bits in INTCON and/or PIR1 will be affected (to cause wake-up).

**3:** When the wake-up is due to an interrupt and the GIE bit is set, the PC is loaded with the interrupt vector (0004h).

4: See Table 12-5 for Reset value for specific condition.

**5**: If Reset was due to brown-out, then bit 0 = 0. All other Resets will cause bit 0 = u.

#### TABLE 12-5: INITIALIZATION CONDITION FOR SPECIAL REGISTERS

Condition	Program Counter	Status Register	PCON Register
Power-on Reset	000h	0001 1xxx	010x
MCLR Reset during Normal Operation	000h	000u uuuu	0uuu
MCLR Reset during Sleep	000h	0001 Ouuu	0uuu
WDT Reset	000h	0000 uuuu	0uuu
WDT Wake-up	PC + 1	uuu0 0uuu	uuuu
Brown-out Reset	000h	0001 luuu	0110
Interrupt Wake-up from Sleep	PC + 1 <sup>(1)</sup>	uuu1 Ouuu	uuuu

**Legend:** u = unchanged, x = unknown, - = unimplemented bit, reads as '0'.

**Note 1:** When the wake-up is due to an interrupt and Global Interrupt Enable bit, GIE, is set, the PC is loaded with the interrupt vector (0004h) after execution of PC + 1.

### 12.4 Interrupts

The PIC12F683 has multiple interrupt sources:

- External Interrupt GP2/INT
- Timer0 Overflow Interrupt
- GPIO Change Interrupts
- Comparator Interrupt
- A/D Interrupt
- Timer1 Overflow Interrupt
- Timer2 Match Interrupt
- EEPROM Data Write Interrupt
- Fail-Safe Clock Monitor Interrupt
- CCP Interrupt

The Interrupt Control register (INTCON) and Peripheral Interrupt Request Register 1 (PIR1) record individual interrupt requests in flag bits. The INTCON register also has individual and global interrupt enable bits.

The Global Interrupt Enable bit, GIE of the INTCON register, enables (if set) all unmasked interrupts, or disables (if cleared) all interrupts. Individual interrupts can be disabled through their corresponding enable bits in the INTCON register and PIE1 register. GIE is cleared on Reset.

When an interrupt is serviced, the following actions occur automatically:

- The GIE is cleared to disable any further interrupt.
- The return address is pushed onto the stack.
- The PC is loaded with 0004h.

The Return from Interrupt instruction, RETFIE, exits the interrupt routine, as well as sets the GIE bit, which re-enables unmasked interrupts.

The following interrupt flags are contained in the INTCON register:

- INT Pin Interrupt
- GPIO Change Interrupt
- Timer0 Overflow Interrupt

The peripheral interrupt flags are contained in the PIR1 register. The corresponding interrupt enable bit is contained in the PIE1 register.

The following interrupt flags are contained in the PIR1 register:

- EEPROM Data Write Interrupt
- A/D Interrupt
- Comparator Interrupt
- Timer1 Overflow Interrupt
- Timer2 Match Interrupt
- Fail-Safe Clock Monitor Interrupt
- CCP Interrupt

For external interrupt events, such as the INT pin or GPIO change interrupt, the interrupt latency will be three or four instruction cycles. The exact latency depends upon when the interrupt event occurs (see Figure 12-8). The latency is the same for one or two-cycle instructions. Once in the Interrupt Service Routine, the source(s) of the interrupt can be determined by polling the interrupt flag bits. The interrupt flag bit(s) must be cleared in software before re-enabling interrupts to avoid multiple interrupt requests.

- Note 1: Individual interrupt flag bits are set, regardless of the status of their corresponding mask bit or the GIE bit.
  - 2: When an instruction that clears the GIE bit is executed, any interrupts that were pending for execution in the next cycle are ignored. The interrupts, which were ignored, are still pending to be serviced when the GIE bit is set again.

For additional information on Timer1, Timer2, comparators, ADC, data EEPROM or Enhanced CCP modules, refer to the respective peripheral section.

#### 12.4.1 GP2/INT INTERRUPT

The external interrupt on the GP2/INT pin is edge-triggered; either on the rising edge if the INTEDG bit of the OPTION register is set, or the falling edge, if the INTEDG bit is clear. When a valid edge appears on the GP2/INT pin, the INTF bit of the INTCON register is set. This interrupt can be disabled by clearing the INTE control bit of the INTCON register. The INTF bit must be cleared by software in the Interrupt Service Routine before re-enabling this interrupt. The GP2/INT interrupt can wake-up the processor from Sleep, if the INTE bit was set prior to going into Sleep. See **Section 12.7** "**Power-Down Mode (Sleep)**" for details on Sleep and Figure 12-10 for timing of wake-up from Sleep through GP2/INT interrupt.

Note: The ANSEL and CMCON0 registers must be initialized to configure an analog channel as a digital input. Pins configured as analog inputs will read '0' and cannot generate an interrupt.


#### 12.4.2 TIMER0 INTERRUPT

An overflow (FFh  $\rightarrow$  00h) in the TMR0 register will set the T0IF (INTCON<2>) bit. The interrupt can be enabled/disabled by setting/clearing the T0IE bit of the INTCON register. See **Section 5.0 "Timer0 Module"** for operation of the Timer0 module.


#### 12.4.3 GPIO INTERRUPT

An input change on GPIO change sets the GPIF bit of the INTCON register. The interrupt can be enabled/disabled by setting/clearing the GPIE bit of the INTCON register. Plus, individual pins can be configured through the IOC register.

Note: If a change on the I/O pin should occur when any GPIO operation is being executed, then the GPIF interrupt flag may not get set.



<sup>© 2007</sup> Microchip Technology Inc.



3: CLKOUT is available only in INTOSC and RC Oscillator modes.

4: For minimum width of INT pulse, refer to AC specifications in Section 15.0 "Electrical Specifications".

5: INTF is enabled to be set any time during the Q4-Q1 cycles.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
INTCON	GIE	PEIE	T0IE	INTE	GPIE	T0IF	INTF	GPIF	0000 0000	0000 0000
IOC	_		IOC5	IOC4	IOC3	IOC2	IOC1	IOC0	00 0000	00 0000
PIR1	EEIF	ADIF	CCP1IF	_	CMIF	OSFIF	TMR2IF	TMR1IF	000- 0000	000- 0000
PIE1	EEIE	ADIE	CCP1IE	_	CMIE	OSFIE	TMR2IE	TMR1IE	000- 0000	000- 0000

#### TABLE 12-6: SUMMARY OF REGISTERS ASSOCIATED WITH INTERRUPTS

**Legend:** x = unknown, u = unchanged, - = unimplemented read as '0', q = value depends upon condition. Shaded cells are not used by the interrupt module.

## 12.5 Context Saving During Interrupts

During an interrupt, only the return PC value is saved on the stack. Typically, users may wish to save key registers during an interrupt (e.g., W and STATUS registers). This must be implemented in software.

Since the lower 16 bytes of all banks are common in the PIC12F683 (see Figure 2-2), temporary holding registers, W\_TEMP and STATUS\_TEMP, should be placed in here. These 16 locations do not require banking and therefore, makes it easier to context save and restore. The same code shown in Example 12-1 can be used to:

- Store the W register.
- Store the STATUS register.
- Execute the ISR code.
- Restore the Status (and Bank Select Bit register).
- Restore the W register.

Note: The PIC12F683 normally does not require saving the PCLATH. However, if computed GOTO's are used in the ISR and the main code, the PCLATH must be saved and restored in the ISR.

EXAMPLE 12-1: SAVING STATUS AND W REGISTERS IN RAM
----------------------------------------------------

MOVWF SWAPF	W_TEMP STATUS,W	;Copy W to TEMP register ;Swap status to be saved into W ;Swaps are used because they do not affect the status bits
MOVWF :	STATUS_TEMP	;Save status to bank zero STATUS_TEMP register
:(ISR)		;Insert user code here
SWAPF	STATUS_TEMP,W	;Swap STATUS_TEMP register into W ;(sets bank to original state)
MOVWF	STATUS	;Move W into STATUS register
SWAPF	W_TEMP,F	;Swap W_TEMP
SWAPF	W_TEMP,W	;Swap W_TEMP into W

<sup>© 2007</sup> Microchip Technology Inc.

### 12.6 Watchdog Timer (WDT)

The WDT has the following features:

- Operates from the LFINTOSC (31 kHz)
- · Contains a 16-bit prescaler
- Shares an 8-bit prescaler with Timer0
- Time-out period is from 1 ms to 268 seconds
- · Configuration bit and software controlled

WDT is cleared under certain conditions described in Table 12-7.


#### 12.6.1 WDT OSCILLATOR

The WDT derives its time base from the 31 kHz LFINTOSC. The LTS bit of the OSCCON register does not reflect that the LFINTOSC is enabled.

The value of WDTCON is '---0 1000' on all Resets. This gives a nominal time base of 17 ms.

Note:	When the Oscillator Start-up Timer (OST)								
	is invoked, the WDT is held in Reset,								
	because the WDT Ripple Counter is used								
	by the OST to perform the oscillator delay								
	count. When the OST count has expired,								
	the WDT will begin counting (if enabled).								

#### FIGURE 12-9: WATCHDOG TIMER BLOCK DIAGRAM



WDT CONTROL

enable it and clearing the bit will disable it.

Family

register. When set, the WDT runs continuously.

The WDTE bit is located in the Configuration Word

When the WDTE bit in the Configuration Word register

is set, the SWDTEN bit of the WDTCON register has no

effect. If WDTE is clear, then the SWDTEN bit can be

used to enable and disable the WDT. Setting the bit will

The PSA and PS<2:0> bits of the OPTION register

have the same function as in previous versions of the

Section 5.0 "Timer0 Module" for more information.

of microcontrollers.

See

12.6.2

PIC12F683

#### TABLE 12-7: WDT STATUS

Conditions	WDT
WDTE = 0	
CLRWDT Command	Cleared
Oscillator Fail Detected	Cleared
Exit Sleep + System Clock = T1OSC, EXTRC, INTRC, EXTCLK	
Exit Sleep + System Clock = XT, HS, LP	Cleared until the end of OST

#### © 2007 Microchip Technology Inc.

U-0	U-0	U-0	R/W-0	R/W-1	R/W-0	R/W-0	R/W-0				
—	—	—	WDTPS3	WDTPS2	WDTPS1	WDTPS0	SWDTEN				
bit 7							bit 0				
Legend:											
R = Readab	ole bit	W = Writable	e bit	U = Unimpler	mented bit, read	d as '0'					
-n = Value a	at POR	'1' = Bit is se	et	'0' = Bit is cle		x = Bit is unkr	nown				
			-								
bit 7-5	Unimplemen	ted: Read as	'O'								
bit 4-1	-			elect bits							
		WDTPS<3:0>: Watchdog Timer Period Select bits Bit Value = Prescale Rate									
	0000 = 1:32										
		0000 = 1.32 0001 = 1.64									
	0010 = 1:12	0010 = 1:128									
	0011 = 1:25	0011 = 1:256									
	0100 = 1:51	0100 = 1.512 (Reset value)									
	0101 = 1:10										
		0110 = 1:2048									
	0111 = 1:40										
	1000 = 1:81	-									
		1001 = 1:16384									
	1010 = 1:32 1011 = 1:65										
	1011 = 1.03 1100 = Res										
	1100 = Res										
	1110 = Res										
	1111 = Reserved										
bit 0	SWDTEN: Software Enable or Disable the Watchdog Timer <sup>(1)</sup>										
	1 = WDT is tu			C C							
	0 = WDT is tu	urned off (Res	et value)								
Note 1: li	f WDTE Configura	ation bit = 1, th	nen WDT is alv	vays enabled, i	rrespective of t	his control bit. I	f WDTE				
C	Configuration bit =	□, then it is p	ossible to turn	WDT on/off wit	th this control b	it.					

#### REGISTER 12-2: WDTCON: WATCHDOG TIMER CONTROL REGISTER

TABLE 12-8: SUMMARY OF REGISTERS ASSOCIATED WITH WATCHDOG TIMER

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
WDTCON		—		WDTPS3	WDTPS2	WSTPS1	WDTPS0	SWDTEN	0 1000	0 1000
OPTION_REG	GPPU	INTEDG	TOCS	T0SE	PSA	PS2	PS1	PS0	1111 1111	1111 1111
CONFIG	CPD	CP	MCLRE	PWRTE	WDTE	FOSC2	FOSC1	FOSC0	_	—

Legend: Shaded cells are not used by the Watchdog Timer.

Note 1: See Register 12-1 for operation of all Configuration Word register bits.

© 2007 Microchip Technology Inc.

#### 12.7 Power-Down Mode (Sleep)

The Power-down mode is entered by executing a SLEEP instruction.

If the Watchdog Timer is enabled:

- WDT will be cleared but keeps running.
- PD bit in the STATUS register is cleared.
- TO bit is set.
- Oscillator driver is turned off.
- I/O ports maintain the status they had before SLEEP was executed (driving high, low or high-impedance).

For lowest current consumption in this mode, all I/O pins should be either at VDD or VSS, with no external circuitry drawing current from the I/O pin and the comparators and CVREF should be disabled. I/O pins that are high-impedance inputs should be pulled high or low externally to avoid switching currents caused by floating inputs. The TOCKI input should also be at VDD or VSs for lowest current consumption. The contribution from on-chip pull-ups on GPIO should be considered.

The MCLR pin must be at a logic high level.

Note:	It should be noted that a Reset generated
	by a WDT time-out does not drive MCLR
	pin low.

#### 12.7.1 WAKE-UP FROM SLEEP

The device can wake-up from Sleep through one of the following events:

- 1. External Reset input on MCLR pin.
- 2. Watchdog Timer wake-up (if WDT was enabled).
- 3. Interrupt from GP2/INT pin, GPIO change or a peripheral interrupt.

The first event will cause a device Reset. The two latter events are considered a continuation of program execution. The TO and PD bits in the STATUS register can be used to determine the cause of a device Reset. The PD bit, which is set on power-up, is cleared when Sleep is invoked. TO bit is cleared if WDT wake-up occurred.

The following peripheral interrupts can wake the device from Sleep:

- 1. Timer1 interrupt. Timer1 must be operating as an asynchronous counter.
- 2. ECCP Capture mode interrupt.
- 3. A/D conversion (when A/D clock source is FRC).
- 4. EEPROM write operation completion.
- 5. Comparator output changes state.
- 6. Interrupt-on-change.
- 7. External Interrupt from INT pin.

Other peripherals cannot generate interrupts since during Sleep, no on-chip clocks are present.

When the SLEEP instruction is being executed, the next instruction (PC + 1) is prefetched. For the device to wake-up through an interrupt event, the corresponding interrupt enable bit must be set (enabled). Wake-up occurs regardless of the state of the GIE bit. If the GIE bit is clear (disabled), the device continues execution at the instruction after the SLEEP instruction. If the GIE bit is set (enabled), the device executes the instruction after the SLEEP instruction, then branches to the interrupt address (0004h). In cases where the execution of the instruction following SLEEP is not desirable, the user should have a NOP after the SLEEP instruction.

Note:	If the global interrupts are disabled (GIE is cleared) and any interrupt source has both
	its interrupt enable bit and the correspond- ing interrupt flag bits set, the device will immediately wake-up from Sleep.

The WDT is cleared when the device wakes up from Sleep, regardless of the source of wake-up.

#### 12.7.2 WAKE-UP USING INTERRUPTS

When global interrupts are disabled (GIE cleared) and any interrupt source has both its interrupt enable bit and interrupt flag bit set, one of the following will occur:

- If the interrupt occurs **before** the execution of a SLEEP instruction, the SLEEP instruction will complete as a NOP. Therefore, the WDT and WDT prescaler and postscaler (if enabled) will not be cleared, the TO bit will not be set and the PD bit will not be cleared.
- If the interrupt occurs during or after the execution of a SLEEP instruction, the device will Immediately wake-up from Sleep. The SLEEP instruction is executed. Therefore, the WDT and WDT prescaler and postscaler (if enabled) will be cleared, the TO bit will be set and the PD bit will be cleared.

Even if the flag bits were checked before executing a SLEEP instruction, it may be possible for flag bits to become set before the SLEEP instruction completes. To determine whether a SLEEP instruction executed, test the PD bit. If the PD bit is set, the SLEEP instruction was executed as a NOP.

To ensure that the WDT is cleared, a CLRWDT instruction should be executed before a SLEEP instruction. See Figure 12-10 for more details.

FIGURE 12-1	IO: WAKE	E-UP FROM	SLEEF	P THRO	UGH INTER	RUPT		
	Q1   Q2   Q3   Q4	Q1 Q2 Q3  Q4¦	Q1	į	Q1 Q2 Q3 Q4	; Q1 Q2 Q3 Q4	' Q1   Q2   Q3   Q4	Q1 Q2 Q3 Q4
OSC1								
CLKOUT <sup>(4)</sup>	<i>ز</i> ر	/'		Tost(2	):	×/	×	·
INT pin	· · ·	1 1			i i	1	1	1 1 1 1
INTF flag (INTCON<1>)				<u></u>	Interrupt Later	осу <sup>(3)</sup>	· 	
GIE bit (INTCON<7>)			Processor Sleep		<u>.</u>	<u> </u>	· · ·	
Instruction Flow PC	X PC X	PC + 1 X	PC	C+2	X PC + 2	X PC + 2	X 0004h	X 0005h
ر Instruction [ Fetched	Inst(PC) = Sleep	Inst(PC + 1)			Inst(PC + 2)		Inst(0004h)	Inst(0005h)
Instruction J Executed		Sleep			Inst(PC + 1)	Dummy Cycle	Dummy Cycle	Inst(0004h)
Note 1: X	T, HS or LP Oscillat	or mode assumed	l.					

- 2: TOST = 1024 TOSC (drawing not to scale). This delay does not apply to EC and RCIO Oscillator modes.
- GIE = 1 assumed. In this case after wake-up, the processor jumps to 0004h. If GIE = 0, execution will continue in-line. 3:
- 4: CLKOUT is not available in XT, HS, LP or EC Oscillator modes, but shown here for timing reference.

#### 12.8 **Code Protection**

If the code protection bit(s) have not been programmed, the on-chip program memory can be read out using ICSP<sup>™</sup> for verification purposes.

The entire data EEPROM and Flash pro-Note: gram memory will be erased when the code protection is turned off. See the "PIC12F6XX/16F6XX Memory Programming Specification" (DS41204) for more information.

#### 12.9 **ID** Locations

Four memory locations (2000h-2003h) are designated as ID locations where the user can store checksum or other code identification numbers. These locations are not accessible during normal execution, but are readable and writable during Program/Verify mode. Only the Least Significant 7 bits of the ID locations are used.

## 12.10 In-Circuit Serial Programming™

The PIC12F683 microcontrollers can be serially programmed while in the end application circuit. This is simply done with five connections for:


- clock
- data
- power
- ground
- programming voltage

This allows customers to manufacture boards with unprogrammed devices and then program the microcontroller just before shipping the product. This also allows the most recent firmware or a custom firmware to be programmed.

The device is placed into a Program/Verify mode by holding the GP0 and GP1 pins low, while raising the MCLR (VPP) pin from VIL to VIHH. See the "*PIC12F6XX/16F6XX Memory Programming Specification*" (DS41204) for more information. GP0 becomes the programming data and GP1 becomes the programming clock. Both GP0 and GP1 are Schmitt Trigger inputs in Program/Verify mode.

A typical In-Circuit Serial Programming connection is shown in Figure 12-11.

#### FIGURE 12-11: TYPICAL IN-CIRCUIT SERIAL PROGRAMMING CONNECTION



#### 12.11 In-Circuit Debugger

Since in-circuit debugging requires access to three pins, MPLAB<sup>®</sup> ICD 2 development with a 14-pin device is not practical. A special 14-pin PIC12F683 ICD device is used with MPLAB ICD 2 to provide separate clock, data and MCLR pins and frees all normally available pins to the user.

A special debugging adapter allows the ICD device to be used in place of a PIC12F683 device. The debugging adapter is the only source of the ICD device.


When the ICD pin on the PIC12F683 ICD device is held low, the In-Circuit Debugger functionality is enabled. This function allows simple debugging functions when used with MPLAB ICD 2. When the microcontroller has this feature enabled, some of the resources are not available for general use. Table 12-9 shows which features are consumed by the background debugger.

#### TABLE 12-9: DEBUGGER RESOURCES

Resource	Description
Stack	1 level
Program Memory	Address 0h must be NOP 700h-7FFh

For more information, see "*MPLAB*<sup>®</sup> *ICD 2 In-Circuit Debugger User's Guide*" (DS51331), available on Microchip's web site (www.microchip.com).

#### FIGURE 12-12: 14-PIN ICD PINOUT



# 13.0 INSTRUCTION SET SUMMARY

The PIC12F683 instruction set is highly orthogonal and is comprised of three basic categories:

- Byte-oriented operations
- Bit-oriented operations
- Literal and control operations

Each PIC16 instruction is a 14-bit word divided into an **opcode**, which specifies the instruction type and one or more **operands**, which further specify the operation of the instruction. The formats for each of the categories is presented in Figure 13-1, while the various opcode fields are summarized in Table 13-1.

Table 13-2 lists the instructions recognized by the MPASM<sup>TM</sup> assembler.

For **byte-oriented** instructions, 'f' represents a file register designator and 'd' represents a destination designator. The file register designator specifies which file register is to be used by the instruction.

The destination designator specifies where the result of the operation is to be placed. If 'd' is zero, the result is placed in the W register. If 'd' is one, the result is placed in the file register specified in the instruction.

For **bit-oriented** instructions, 'b' represents a bit field designator, which selects the bit affected by the operation, while 'f' represents the address of the file in which the bit is located.

For **literal and control** operations, 'k' represents an 8-bit or 11-bit constant, or literal value.

One instruction cycle consists of four oscillator periods; for an oscillator frequency of 4 MHz, this gives a nominal instruction execution time of 1  $\mu$ s. All instructions are executed within a single instruction cycle, unless a conditional test is true, or the program counter is changed as a result of an instruction. When this occurs, the execution takes two instruction cycles, with the second cycle executed as a NOP.

All instruction examples use the format '0xhh' to represent a hexadecimal number, where 'h' signifies a hexadecimal digit.

## 13.1 Read-Modify-Write Operations


Any instruction that specifies a file register as part of the instruction performs a Read-Modify-Write (R-M-W) operation. The register is read, the data is modified, and the result is stored according to either the instruction, or the destination designator 'd'. A read operation is performed on a register even if the instruction writes to that register.

For example, a CLRF PORTA instruction will read PORTA, clear all the data bits, then write the result back to PORTA. This example would have the unintended consequence of clearing the condition that set the RAIF flag.

#### TABLE 13-1: OPCODE FIELD DESCRIPTIONS

Field	Description
f	Register file address (0x00 to 0x7F)
W	Working register (accumulator)
b	Bit address within an 8-bit file register
k	Literal field, constant data or label
x	Don't care location (= $0$ or 1). The assembler will generate code with x = $0$ . It is the recommended form of use for compatibility with all Microchip software tools.
d	Destination select; $d = 0$ : store result in W, d = 1: store result in file register f. Default is $d = 1$ .
PC	Program Counter
TO	Time-out bit
С	Carry bit
DC	Digit carry bit
Z	Zero bit
PD	Power-down bit

# FIGURE 13-1: GENERAL FORMAT FOR INSTRUCTIONS



Mnem	onic,	Description	Cycles		14-Bit	Opcode	•	Status	Notes
Opera	ands	Description	Cycles	MSb			LSb	Affected	Notes
		BYTE-ORIENTED FILE	REGISTER OPE	RATIC	ONS				
ADDWF	f, d	Add W and f	1	00	0111	dfff	ffff	C, DC, Z	1, 2
ANDWF	f, d	AND W with f	1	00	0101	dfff	ffff	Z	1, 2
CLRF	f	Clear f	1	00	0001	lfff	ffff	Z	2
CLRW	-	Clear W	1	00	0001	0xxx	xxxx	Z	
COMF	f, d	Complement f	1	00	1001	dfff	ffff	Z	1, 2
DECF	f, d	Decrement f	1	00	0011	dfff	ffff	Z	1, 2
DECFSZ	f, d	Decrement f, Skip if 0	1 <b>(2)</b>	00	1011	dfff	ffff		1, 2, 3
INCF	f, d	Increment f	1	00	1010	dfff	ffff	Z	1, 2
INCFSZ	f, d	Increment f, Skip if 0	1 <b>(2)</b>	00	1111	dfff	ffff		1, 2, 3
IORWF	f, d	Inclusive OR W with f	1	00	0100	dfff	ffff	Z	1, 2
MOVF	f, d	Move f	1	00	1000	dfff	ffff	Z	1, 2
MOVWF	f	Move W to f	1	00	0000	lfff	ffff		
NOP	_	No Operation	1	00	0000	0xx0	0000		
RLF	f, d	Rotate Left f through Carry	1	00	1101	dfff	ffff	С	1, 2
RRF	f. d	Rotate Right f through Carry	1	00	1100	dfff	ffff	С	1, 2
SUBWF	f, d	Subtract W from f	1	00	0010	dfff	ffff	C, DC, Z	1, 2
SWAPF	f, d	Swap nibbles in f	1	00	1110	dfff	ffff	-, -,	1, 2
XORWF	f, d	Exclusive OR W with f	1	00	0110		ffff	Z	1, 2
		BIT-ORIENTED FILE F		RATIO	NS			I	
BCF	f, b	Bit Clear f	1	01	00bb	bfff	ffff		1, 2
-		Bit Set f	1	01	01bb		ffff		1, 2
BSF	T. D								
-	f, b f, b						ffff		
BSF BTFSC BTFSS	f, b	Bit Test f, Skip if Clear	1 <b>(2)</b>	01	10bb 11bb		ffff ffff		3 3
BTFSC	,		1 <b>(2)</b> 1 <b>(2)</b>	01 01	10bb	bfff	ffff ffff		3
BTFSC	f, b	Bit Test f, Skip if Clear Bit Test f, Skip if Set	1 <b>(2)</b> 1 <b>(2)</b>	01 01	10bb 11bb	bfff	ffff	C, DC, Z	3
BTFSC BTFSS	f, b f, b	Bit Test f, Skip if Clear Bit Test f, Skip if Set LITERAL AND COI	1 (2) 1 (2) NTROL OPERAT	01 01	10bb 11bb	bfff bfff	ffff kkkk	C, DC, Z Z	3
BTFSC BTFSS ADDLW	f, b f, b k	Bit Test f, Skip if Clear Bit Test f, Skip if Set LITERAL AND COI Add literal and W	1 (2) 1 (2) NTROL OPERAT	01 01 TIONS 11	10bb 11bb 111x 1001	bfff bfff kkkk	ffff kkkk kkkk		3
BTFSC BTFSS ADDLW ANDLW	f, b f, b k k	Bit Test f, Skip if Clear Bit Test f, Skip if Set LITERAL AND COI Add literal and W AND literal with W Call Subroutine	1 (2) 1 (2) NTROL OPERAT 1 1	01 01 <b>IONS</b> 11 11	10bb 11bb 111x 1001	bfff bfff kkkk kkkk	ffff kkkk kkkk	Z	3
BTFSC BTFSS ADDLW ANDLW CALL	f, b f, b k k k k	Bit Test f, Skip if Clear Bit Test f, Skip if Set LITERAL AND COI Add literal and W AND literal with W	1 (2) 1 (2) NTROL OPERAT 1 1 2	01 01 <b>IONS</b> 11 11 10	10bb 11bb 111x 1001 0kkk 0000	bfff bfff kkkk kkkk kkkk	ffff kkkk kkkk kkkk 0100		3
BTFSC BTFSS ADDLW ANDLW CALL CLRWDT	f, b f, b k k k k	Bit Test f, Skip if Clear Bit Test f, Skip if Set LITERAL AND COI Add literal and W AND literal with W Call Subroutine Clear Watchdog Timer	1 (2) 1 (2) NTROL OPERAT 1 1 2 1	01 01 <b>IONS</b> 11 11 10 00	10bb 11bb 111x 1001 0kkk 0000	bfff bfff kkkk kkkk kkkk 0110	ffff kkkk kkkk kkkk 0100 kkkk	Z	3
BTFSC BTFSS ADDLW ANDLW CALL CLRWDT GOTO	f, b f, b k k k k k k	Bit Test f, Skip if Clear Bit Test f, Skip if Set LITERAL AND COI Add literal and W AND literal with W Call Subroutine Clear Watchdog Timer Go to address	1 (2) 1 (2) NTROL OPERAT 1 2 1 2	01 01 <b>IONS</b> 11 11 10 00 10	10bb 11bb 111x 1001 0kkk 0000 1kkk 1000	bfff bfff kkkk kkkk kkkk 0110 kkkk	ffff kkkk kkkk kkkk 0100 kkkk kkkk	Z TO, PD	3
ADDLW ANDLW CALL CLRWDT GOTO IORLW	f, b f, b k k k k k k k k k	Bit Test f, Skip if Clear Bit Test f, Skip if Set LITERAL AND COI Add literal and W AND literal with W Call Subroutine Clear Watchdog Timer Go to address Inclusive OR literal with W	1 (2) 1 (2) NTROL OPERAT 1 2 1 2 1 2 1	01 01 <b>IONS</b> 11 11 10 00 10 11	10bb 11bb 111x 1001 0kkk 0000 1kkk 1000	bfff bfff kkkk kkkk kkkk 0110 kkkk kkkk	ffff kkkk kkkk kkkk 0100 kkkk kkkk	Z TO, PD	3
ADDLW ANDLW CALL CLRWDT GOTO IORLW MOVLW	f, b f, b k k k k k k k k k	Bit Test f, Skip if Clear Bit Test f, Skip if Set LITERAL AND COI Add literal and W AND literal with W Call Subroutine Clear Watchdog Timer Go to address Inclusive OR literal with W Move literal to W Return from interrupt	1 (2) 1 (2) NTROL OPERAT 1 2 1 2 1 1 2 1 1 2 1 2	01 01 <b>IONS</b> 11 11 10 00 10 11 11	10bb 11bb 11bb 111x 1001 0kkk 0000 1kkk 1000 00xx 0000	bfff bfff kkkk kkkk kkkk kkkk kkkk kkkk	ffff kkkk kkkk kkkk 0100 kkkk kkkk kkkk	Z TO, PD	3
ADDLW ANDLW CALL CLRWDT GOTO IORLW MOVLW RETFIE RETLW	f, b f, b k k k k k k k k	Bit Test f, Skip if Clear Bit Test f, Skip if Set LITERAL AND COI Add literal and W AND literal with W Call Subroutine Clear Watchdog Timer Go to address Inclusive OR literal with W Move literal to W Return from interrupt Return with literal in W	1 (2) 1 (2) NTROL OPERAT 1 2 1 2 1 1 2 1 1 2 2 2	01 01 <b>IONS</b> 11 11 10 00 10 11 11 00 11	10bb 11bb 11bb 11bx 1001 0kkk 0000 1kkk 1000 00xx 000x 01xx	bfff bfff kkkk kkkk kkkk 0110 kkkk kkkk kkkk 0000 kkkk	ffff kkkk kkkk kkkk 0100 kkkk kkkk kkkk	Z TO, PD	3
ADDLW ANDLW CALL CLRWDT GOTO IORLW MOVLW RETFIE RETLW RETURN	f, b f, b k k k k k k k k k	Bit Test f, Skip if Clear Bit Test f, Skip if Set LITERAL AND COI Add literal and W AND literal with W Call Subroutine Clear Watchdog Timer Go to address Inclusive OR literal with W Move literal to W Return from interrupt Return with literal in W Return from Subroutine	1 (2) 1 (2) NTROL OPERAT 1 2 1 2 1 1 2 1 1 2 2 2 2 2	01 01 10NS 11 11 10 00 10 11 11 00 11 00	10bb 11bb 11bb 11lx 1001 0kkk 0000 1kkk 1000 00xx 0000 01xx 0000	bfff bfff kkkk kkkk kkkk kkkk kkkk kkkk	ffff kkkk kkkk kkkk 0100 kkkk kkkk 1001 kkkk 1000	Z TO, PD Z	3
BTFSC BTFSS ADDLW ANDLW CALL CLRWDT GOTO IORLW MOVLW RETFIE RETLW	f, b f, b k k k k k k k k k k - k	Bit Test f, Skip if Clear Bit Test f, Skip if Set LITERAL AND COI Add literal and W AND literal with W Call Subroutine Clear Watchdog Timer Go to address Inclusive OR literal with W Move literal to W Return from interrupt Return with literal in W	1 (2) 1 (2) NTROL OPERAT 1 2 1 2 1 1 2 1 1 2 2 2	01 01 <b>IONS</b> 11 11 10 00 10 11 11 00 11	10bb 11bb 11bb 11bb 111x 1001 0kkk 0000 1kkk 1000 00xx 0000 01xx 0000 01xx	bfff bfff kkkk kkkk kkkk kkkk kkkk kkkk	ffff kkkk kkkk kkkk 0100 kkkk kkkk kkkk	Z TO, PD	3

#### TABLE 13-2: PIC12F683 INSTRUCTION SET

**Note 1:** When an I/O register is modified as a function of itself (e.g., MOVF GPIO, 1), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.

2: If this instruction is executed on the TMR0 register (and where applicable, d = 1), the prescaler will be cleared if assigned to the Timer0 module.

**3:** If the Program Counter (PC) is modified, or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

ADDLW	Add literal and W
Syntax:	[ <i>label</i> ] ADDLW k
Operands:	$0 \le k \le 255$
Operation:	$(W) + k \to (W)$
Status Affected:	C, DC, Z
Description:	The contents of the W register are added to the eight-bit literal 'k' and the result is placed in the W register.

BCF	Bit Clear f
Syntax:	[ <i>label</i> ] BCF f,b
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b \leq 7 \end{array}$
Operation:	0 → (f <b>)</b>
Status Affected:	None
Description:	Bit 'b' in register 'f' is cleared.

ADDWF	Add W and f
Syntax:	[ <i>label</i> ] ADDWF f,d
Operands:	$0 \le f \le 127$ $d \in [0,1]$
Operation:	(W) + (f) $\rightarrow$ (destination)
Status Affected:	C, DC, Z
Description:	Add the contents of the W register with register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'.

BSF	Bit Set f
Syntax:	[ <i>label</i> ] BSF f,b
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b \leq 7 \end{array}$
Operation:	$1 \rightarrow (f < b >)$
Status Affected:	None
Description:	Bit 'b' in register 'f' is set.

ANDLW	AND literal with W
Syntax:	[label] ANDLW k
Operands:	$0 \le k \le 255$
Operation:	(W) .AND. (k) $\rightarrow$ (W)
Status Affected:	Z
Description:	The contents of W register are AND'ed with the eight-bit literal 'k'. The result is placed in the W register.

BTFSC	Bit Test f, Skip if Clear
Syntax:	[ label ] BTFSC f,b
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b \leq 7 \end{array}$
Operation:	skip if (f <b>) = <math>0</math></b>
Status Affected:	None
Description:	If bit 'b' in register 'f' is '1', the next instruction is executed. If bit 'b', in register 'f', is '0', the next instruction is discarded, and a NOP is executed instead, making this a 2-cycle instruction.

ANDWF	AND W with f
Syntax:	[label] ANDWF f,d
Operands:	$0 \le f \le 127$ $d \in [0,1]$
Operation:	(W) .AND. (f) $\rightarrow$ (destination)
Status Affected:	Z
Description:	AND the W register with register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'.

© 2007 Microchip Technology Inc.

# PIC12F683

BTFSS	Bit Test f, Skip if Set
Syntax:	[ <i>label</i> ] BTFSS f,b
Operands:	$0 \le f \le 127$ $0 \le b < 7$
Operation:	skip if (f <b>) = 1</b>
Status Affected:	None
Description:	If bit 'b' in register 'f' is '0', the next instruction is executed. If bit 'b' is '1', then the next instruction is discarded and a NOP is executed instead, making this a 2-cycle instruction.

CLRWDT	Clear Watchdog Timer
Syntax:	[label] CLRWDT
Operands:	None
Operation:	$\begin{array}{l} \text{00h} \rightarrow \text{WDT} \\ \text{0} \rightarrow \text{WDT prescaler,} \\ \text{1} \rightarrow \overline{\text{TO}} \\ \text{1} \rightarrow \overline{\text{PD}} \end{array}$
Status Affected:	TO, PD
Description:	CLRWDT instruction resets the Watchdog Timer. It also resets the prescaler of the WDT. Status bits TO and PD are set.

CALL	Call Subroutine
Syntax:	[ <i>label</i> ] CALL k
Operands:	$0 \le k \le 2047$
Operation:	$\begin{array}{l} (PC) + 1 \rightarrow TOS, \\ k \rightarrow PC < 10:0>, \\ (PCLATH < 4:3>) \rightarrow PC < 12:11> \end{array}$
Status Affected:	None
Description:	Call Subroutine. First, return address (PC + 1) is pushed onto the stack. The eleven-bit immediate address is loaded into PC bits <10:0>. The upper bits of the PC are loaded from PCLATH. CALL is a two-cycle instruction.

COMF	Complement f
Syntax:	[label] COMF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$
Operation:	$(\overline{f}) \rightarrow (destination)$
Status Affected:	Z
Description:	The contents of register 'f' are complemented. If 'd' is '0', the result is stored in W. If 'd' is '1', the result is stored back in register 'f'.

CLRF	Clear f
Syntax:	[label] CLRF f
Operands:	$0 \le f \le 127$
Operation:	$\begin{array}{l} 00h \rightarrow (f) \\ 1 \rightarrow Z \end{array}$
Status Affected:	Z
Description:	The contents of register 'f' are cleared and the Z bit is set.

DECF	Decrement f
Syntax:	[ label ] DECF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in \ensuremath{\left[ 0, 1 \right]} \end{array}$
Operation:	(f) - 1 $\rightarrow$ (destination)
Status Affected:	Z
Description:	Decrement register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'.

CLRW	Clear W
Syntax:	[label] CLRW
Operands:	None
Operation:	$\begin{array}{l} 00h \rightarrow (W) \\ 1 \rightarrow Z \end{array}$
Status Affected:	Z
Description:	W register is cleared. Zero bit (Z) is set.

DS41211D-page 104

DECFSZ	Decrement f, Skip if 0
Syntax:	[label] DECFSZ f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$
Operation:	(f) - 1 $\rightarrow$ (destination); skip if result = 0
Status Affected:	None
Description:	The contents of register 'f' are decremented. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'. If the result is '1', the next instruction is executed. If the result is '0', then a NOP is executed instead, making it a 2-cycle instruction.

INCFSZ	Increment f, Skip if 0
Syntax:	[label] INCFSZ f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$
Operation:	(f) + 1 $\rightarrow$ (destination), skip if result = 0
Status Affected:	None
Description:	The contents of register 'f' are incremented. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'. If the result is '1', the next instruction is executed. If the result is '0', a NOP is executed instead, making it a 2-cycle instruction.

GOTO	Unconditional Branch
Syntax:	[ <i>label</i> ] GOTO k
Operands:	$0 \le k \le 2047$
Operation:	$k \rightarrow PC<10:0>$ PCLATH<4:3> $\rightarrow$ PC<12:11>
Status Affected:	None
Description:	GOTO is an unconditional branch. The eleven-bit immediate value is loaded into PC bits <10:0>. The upper bits of PC are loaded from PCLATH<4:3>. GOTO is a two-cycle instruction.

IORLW	Inclusive OR literal with W
Syntax:	[label] IORLW k
Operands:	$0 \le k \le 255$
Operation:	(W) .OR. $k \rightarrow$ (W)
Status Affected:	Z
Description:	The contents of the W register are OR'ed with the eight-bit literal 'k'. The result is placed in the W register.

INCF	Increment f
Syntax:	[label] INCF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$
Operation:	(f) + 1 $\rightarrow$ (destination)
Status Affected:	Z
Description:	The contents of register 'f' are incremented. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'.

IORWF	Inclusive OR W with f
Syntax:	[label] IORWF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in \ [0,1] \end{array}$
Operation:	(W) .OR. (f) $\rightarrow$ (destination)
Status Affected:	Z
Description:	Inclusive OR the W register with register 'f'. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'.

# PIC12F683

MOVF	Move f
Syntax:	[label] MOVF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in \ensuremath{\left[0,1\right]} \end{array}$
Operation:	(f) $\rightarrow$ (dest)
Status Affected:	Z
Description:	The contents of register f is moved to a destination dependent upon the status of d. If $d = 0$ , destination is W register. If $d = 1$ , the destination is file register f itself. $d = 1$ is useful to test a file register since status flag Z is affected.
Words:	1
Cycles:	1
Example:	MOVF FSR, 0
	After Instruction W = value in FSR register Z = 1

MOVWF	Move W to f
Syntax:	[label] MOVWF f
Operands:	$0 \le f \le 127$
Operation:	$(W) \rightarrow (f)$
Status Affected:	None
Description:	Move data from W register to register 'f'.
Words:	1
Cycles:	1
Example:	MOVW OPTION F
	Before Instruction OPTION = 0xFF W = 0x4F After Instruction OPTION = 0x4F W = 0x4F

MOVLW	Move literal to W
Syntax:	[ <i>label</i> ] MOVLW k
Operands:	$0 \le k \le 255$
Operation:	$k \rightarrow (W)$
Status Affected:	None
Description:	The eight-bit literal 'k' is loaded into W register. The "don't cares" will assemble as '0's.
Words:	1
Cycles:	1
Example:	MOVLW 0x5A
	After Instruction W = 0x5A

NOP	No Operation
Syntax:	[label] NOP
Operands:	None
Operation:	No operation
Status Affected:	None
Description:	No operation.
Words:	1
Cycles:	1
Example:	NOP

RETFIE	Return from Interrupt	RETLW	Return with literal in W
Syntax:	[ label ] RETFIE	Syntax:	[ <i>label</i> ] RETLW k
Operands:	None	Operands:	$0 \le k \le 255$
Operation:	$\begin{array}{l} TOS \to PC, \\ \mathtt{1} \to GIE \end{array}$	Operation:	$\begin{array}{l} k \rightarrow (W);\\ TOS \rightarrow PC \end{array}$
Status Affected:	None	Status Affected:	None
Description:	Return from Interrupt. Stack is POPed and Top-of-Stack (TOS) is loaded in the PC. Interrupts are enabled by setting Global Interrupt Enable bit, GIE (INTCON<7>). This is a two-cycle	Description: Words:	The W register is loaded with the eight bit literal 'k'. The program counter is loaded from the top of the stack (the return address). This is a two-cycle instruction.
	instruction.		2
Words:	1	Cycles:	_
Cycles:	2	Example:	CALL TABLE;W contains table
Example:	RETFIE		;offset value
	After Interrupt PC = TOS GIE = 1	TABLE	<ul> <li>;W now has table value</li> <li>ADDWF PC ;W = offset</li> <li>RETLW k1 ;Begin table</li> <li>RETLW k2 ;</li> </ul>

RETURN	Return from Subroutine			
Syntax:	[label] RETURN			
Operands:	None			
Operation:	$TOS\toPC$			
Status Affected:	None			
Description:	Return from subroutine. The stack is POPed and the top of the stack (TOS) is loaded into the program counter. This is a two-cycle instruction.			

•

RETLW kn ; End of table

W = 0x07

W = value of k8

**Before Instruction** 

After Instruction

RLF	Rotate Left f through Carry				
Syntax:	[label] RLF f,d				
Operands:	$0 \le f \le 127$ $d \in [0,1]$				
Operation:	See description below				
Status Affected:	С				
Description:	The contents of register 'f' are rotated one bit to the left through the Carry flag. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is stored back in register 'f'.				
	back in register 'f'.				
Words:	back in register 'f'.				
Words: Cycles:	back in register 'f'. ← C ← Register f ←				
	back in register 'f'.				
Cycles:	back in register 'f'. ← C ← Register f ← 1 1				
Cycles:	back in register 'f'.				
Cycles:	back in register 'f'.				
Cycles:	back in register 'f'.				
Cycles:	back in register 'f'.				

SLEEP	Enter Sleep mode
Syntax:	[label] SLEEP
Operands:	None
Operation:	$\begin{array}{l} 00h \rightarrow WDT, \\ 0 \rightarrow \underline{W}DT \text{ prescaler}, \\ 1 \rightarrow \overline{\underline{TO}}, \\ 0 \rightarrow \overline{PD} \end{array}$
Status Affected:	TO, PD
Description:	The power-down Status bit, $\overline{PD}$ is cleared. Time-out Status bit, $\overline{TO}$ is set. Watchdog Timer and its prescaler are cleared. The processor is put into Sleep mode with the oscillator stopped.

RRF	Rotate Right f through Carry
Syntax:	[label] RRF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in \ensuremath{\left[ 0,1 \right]} \end{array}$
Operation:	See description below
Status Affected:	С
Description:	The contents of register 'f' are rotated one bit to the right through the Carry flag. If 'd' is ' $^{0}$ ', the result is placed in the W register. If 'd' is ' $^{1}$ ', the result is placed back in register 'f'.
	C Register f

SUBLW	Subtract W from literal			
Syntax:	[label] Sl	JBLW k		
Operands:	$0 \leq k \leq 255$			
Operation:	$k \text{ - (W)} \rightarrow (N)$	N)		
Status Affected:	C, DC, Z			
Description:	ster is subtracted (2's t method) from the ral 'k'. The result is e W register.			
	<b>C</b> = 0	W > k		
	<b>C</b> = 1	$W \leq k$		
	DC = 0 W<3:0>>k<3:0>			

**DC** = 1

W<3:0> ≤ k<3:0>

Downloaded from Arrow.com.

SUBWF	Subtract W from f				
Syntax:	[label] SU	JBWF f,d			
Operands:	$0 \le f \le 127$ $d \in [0,1]$				
Operation:	(f) - (W) $\rightarrow$ (destination)				
Status Affected:	C, DC, Z				
Description:	Description: Subtract (2's complement meth W register from register 'f'. If 'd' '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f.				
	C = 0 W > f				
	$C = 1$ $W \le f$				

DC = 0

DC = 1

W<3:0>>f<3:0>

 $W < 3:0 > \le f < 3:0 >$ 

XORLW	Exclusive OR literal with W			
Syntax:	[ <i>label</i> ] XORLW k			
Operands:	$0 \le k \le 255$			
Operation:	(W) .XOR. $k \rightarrow (W)$			
Status Affected:	Z			
Description:	The contents of the W register are XOR'ed with the eight-bit literal 'k'. The result is placed in the W register.			

SWAPF	Swap Nibbles in f			
Syntax:	[label] SWAPF f,d			
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$			
Operation:	$(f < 3:0 >) \rightarrow (destination < 7:4 >),$ $(f < 7:4 >) \rightarrow (destination < 3:0 >)$			
Status Affected:	None			
Description:	The upper and lower nibbles of register 'f' are exchanged. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed in register 'f'.			

XORWF	Exclusive OR W with f				
Syntax:	[label] XORWF f,d				
Operands:	$0 \le f \le 127$ $d \in [0,1]$				
Operation:	(W) .XOR. (f) $\rightarrow$ (destination)				
Status Affected:	Z				
Description:	Exclusive OR the contents of the W register with register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'.				

NOTES:

## 14.0 DEVELOPMENT SUPPORT

The PIC<sup>®</sup> microcontrollers are supported with a full range of hardware and software development tools:

- Integrated Development Environment
  - MPLAB<sup>®</sup> IDE Software
- Assemblers/Compilers/Linkers
  - MPASM<sup>™</sup> Assembler
  - MPLAB C18 and MPLAB C30 C Compilers
  - MPLINK™ Object Linker/
  - MPLIB™ Object Librarian
  - MPLAB ASM30 Assembler/Linker/Library
- Simulators
  - MPLAB SIM Software Simulator
- Emulators
  - MPLAB ICE 2000 In-Circuit Emulator
  - MPLAB REAL ICE™ In-Circuit Emulator
- In-Circuit Debugger
  - MPLAB ICD 2
- Device Programmers
  - PICSTART<sup>®</sup> Plus Development Programmer
  - MPLAB PM3 Device Programmer
  - PICkit<sup>™</sup> 2 Development Programmer
- Low-Cost Demonstration and Development Boards and Evaluation Kits

## 14.1 MPLAB Integrated Development Environment Software

The MPLAB IDE software brings an ease of software development previously unseen in the 8/16-bit microcontroller market. The MPLAB IDE is a Windows<sup>®</sup> operating system-based application that contains:

- A single graphical interface to all debugging tools
  - Simulator
  - Programmer (sold separately)
  - Emulator (sold separately)
  - In-Circuit Debugger (sold separately)
- · A full-featured editor with color-coded context
- A multiple project manager
- Customizable data windows with direct edit of contents
- High-level source code debugging
- Visual device initializer for easy register initialization
- · Mouse over variable inspection
- Drag and drop variables from source to watch windows
- · Extensive on-line help
- Integration of select third party tools, such as HI-TECH Software C Compilers and IAR C Compilers

The MPLAB IDE allows you to:

- Edit your source files (either assembly or C)
- One touch assemble (or compile) and download to PIC MCU emulator and simulator tools (automatically updates all project information)
- Debug using:
  - Source files (assembly or C)
  - Mixed assembly and C
  - Machine code

MPLAB IDE supports multiple debugging tools in a single development paradigm, from the cost-effective simulators, through low-cost in-circuit debuggers, to full-featured emulators. This eliminates the learning curve when upgrading to tools with increased flexibility and power.

### 14.2 MPASM Assembler

The MPASM Assembler is a full-featured, universal macro assembler for all PIC MCUs.

The MPASM Assembler generates relocatable object files for the MPLINK Object Linker, Intel<sup>®</sup> standard HEX files, MAP files to detail memory usage and symbol reference, absolute LST files that contain source lines and generated machine code and COFF files for debugging.

The MPASM Assembler features include:

- Integration into MPLAB IDE projects
- User-defined macros to streamline assembly code
- Conditional assembly for multi-purpose source files
- Directives that allow complete control over the assembly process

### 14.3 MPLAB C18 and MPLAB C30 C Compilers

The MPLAB C18 and MPLAB C30 Code Development Systems are complete ANSI C compilers for Microchip's PIC18 and PIC24 families of microcontrollers and the dsPIC30 and dsPIC33 family of digital signal controllers. These compilers provide powerful integration capabilities, superior code optimization and ease of use not found with other compilers.

For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger.

### 14.4 MPLINK Object Linker/ MPLIB Object Librarian

The MPLINK Object Linker combines relocatable objects created by the MPASM Assembler and the MPLAB C18 C Compiler. It can link relocatable objects from precompiled libraries, using directives from a linker script.

The MPLIB Object Librarian manages the creation and modification of library files of precompiled code. When a routine from a library is called from a source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications.

The object linker/library features include:

- Efficient linking of single libraries instead of many smaller files
- Enhanced code maintainability by grouping related modules together
- Flexible creation of libraries with easy module listing, replacement, deletion and extraction

## 14.5 MPLAB ASM30 Assembler, Linker and Librarian

MPLAB ASM30 Assembler produces relocatable machine code from symbolic assembly language for dsPIC30F devices. MPLAB C30 C Compiler uses the assembler to produce its object file. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. Notable features of the assembler include:

- Support for the entire dsPIC30F instruction set
- · Support for fixed-point and floating-point data
- Command line interface
- Rich directive set
- Flexible macro language
- MPLAB IDE compatibility

### 14.6 MPLAB SIM Software Simulator

The MPLAB SIM Software Simulator allows code development in a PC-hosted environment by simulating the PIC MCUs and dsPIC<sup>®</sup> DSCs on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a comprehensive stimulus controller. Registers can be logged to files for further run-time analysis. The trace buffer and logic analyzer display extend the power of the simulator to record and track program execution, actions on I/O, most peripherals and internal registers.

The MPLAB SIM Software Simulator fully supports symbolic debugging using the MPLAB C18 and MPLAB C30 C Compilers, and the MPASM and MPLAB ASM30 Assemblers. The software simulator offers the flexibility to develop and debug code outside of the hardware laboratory environment, making it an excellent, economical software development tool.

## 14.7 MPLAB ICE 2000 High-Performance In-Circuit Emulator

The MPLAB ICE 2000 In-Circuit Emulator is intended to provide the product development engineer with a complete microcontroller design tool set for PIC microcontrollers. Software control of the MPLAB ICE 2000 In-Circuit Emulator is advanced by the MPLAB Integrated Development Environment, which allows editing, building, downloading and source debugging from a single environment.

The MPLAB ICE 2000 is a full-featured emulator system with enhanced trace, trigger and data monitoring features. Interchangeable processor modules allow the system to be easily reconfigured for emulation of different processors. The architecture of the MPLAB ICE 2000 In-Circuit Emulator allows expansion to support new PIC microcontrollers.

The MPLAB ICE 2000 In-Circuit Emulator system has been designed as a real-time emulation system with advanced features that are typically found on more expensive development tools. The PC platform and Microsoft<sup>®</sup> Windows<sup>®</sup> 32-bit operating system were chosen to best make these features available in a simple, unified application.

## 14.8 MPLAB REAL ICE In-Circuit Emulator System

MPLAB REAL ICE In-Circuit Emulator System is Microchip's next generation high-speed emulator for Microchip Flash DSC<sup>®</sup> and MCU devices. It debugs and programs PIC<sup>®</sup> and dsPIC<sup>®</sup> Flash microcontrollers with the easy-to-use, powerful graphical user interface of the MPLAB Integrated Development Environment (IDE), included with each kit.

The MPLAB REAL ICE probe is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with either a connector compatible with the popular MPLAB ICD 2 system (RJ11) or with the new high speed, noise tolerant, lowvoltage differential signal (LVDS) interconnection (CAT5).

MPLAB REAL ICE is field upgradeable through future firmware downloads in MPLAB IDE. In upcoming releases of MPLAB IDE, new devices will be supported, and new features will be added, such as software breakpoints and assembly code trace. MPLAB REAL ICE offers significant advantages over competitive emulators including low-cost, full-speed emulation, real-time variable watches, trace analysis, complex breakpoints, a ruggedized probe interface and long (up to three meters) interconnection cables.

## 14.9 MPLAB ICD 2 In-Circuit Debugger

Microchip's In-Circuit Debugger, MPLAB ICD 2, is a powerful, low-cost, run-time development tool, connecting to the host PC via an RS-232 or high-speed USB interface. This tool is based on the Flash PIC MCUs and can be used to develop for these and other PIC MCUs and dsPIC DSCs. The MPLAB ICD 2 utilizes the in-circuit debugging capability built into the Flash devices. This feature, along with Microchip's In-Circuit Serial Programming<sup>™</sup> (ICSP<sup>™</sup>) protocol, offers costeffective, in-circuit Flash debugging from the graphical user interface of the MPLAB Integrated Development Environment. This enables a designer to develop and debug source code by setting breakpoints, single stepping and watching variables, and CPU status and peripheral registers. Running at full speed enables testing hardware and applications in real time. MPLAB ICD 2 also serves as a development programmer for selected PIC devices.

## 14.10 MPLAB PM3 Device Programmer

The MPLAB PM3 Device Programmer is a universal, CE compliant device programmer with programmable voltage verification at VDDMIN and VDDMAX for maximum reliability. It features a large LCD display (128 x 64) for menus and error messages and a modular, detachable socket assembly to support various package types. The ICSP<sup>™</sup> cable assembly is included as a standard item. In Stand-Alone mode, the MPLAB PM3 Device Programmer can read, verify and program PIC devices without a PC connection. It can also set code protection in this mode. The MPLAB PM3 connects to the host PC via an RS-232 or USB cable. The MPLAB PM3 has high-speed communications and optimized algorithms for quick programming of large memory devices and incorporates an SD/MMC card for file storage and secure data applications.

<sup>© 2007</sup> Microchip Technology Inc.

### 14.11 PICSTART Plus Development Programmer

The PICSTART Plus Development Programmer is an easy-to-use, low-cost, prototype programmer. It connects to the PC via a COM (RS-232) port. MPLAB Integrated Development Environment software makes using the programmer simple and efficient. The PICSTART Plus Development Programmer supports most PIC devices in DIP packages up to 40 pins. Larger pin count devices, such as the PIC16C92X and PIC17C76X, may be supported with an adapter socket. The PICSTART Plus Development Programmer is CE compliant.

### 14.12 PICkit 2 Development Programmer

The PICkit<sup>™</sup> 2 Development Programmer is a low-cost programmer and selected Flash device debugger with an easy-to-use interface for programming many of Microchip's baseline, mid-range and PIC18F families of Flash memory microcontrollers. The PICkit 2 Starter Kit includes a prototyping development board, twelve sequential lessons, software and HI-TECH's PICC<sup>™</sup> Lite C compiler, and is designed to help get up to speed quickly using PIC<sup>®</sup> microcontrollers. The kit provides everything needed to program, evaluate and develop applications using Microchip's powerful, mid-range Flash memory family of microcontrollers.

## 14.13 Demonstration, Development and Evaluation Boards

A wide variety of demonstration, development and evaluation boards for various PIC MCUs and dsPIC DSCs allows quick application development on fully functional systems. Most boards include prototyping areas for adding custom circuitry and provide application firmware and source code for examination and modification.

The boards support a variety of features, including LEDs, temperature sensors, switches, speakers, RS-232 interfaces, LCD displays, potentiometers and additional EEPROM memory.

The demonstration and development boards can be used in teaching environments, for prototyping custom circuits and for learning about various microcontroller applications.

In addition to the PICDEM<sup>™</sup> and dsPICDEM<sup>™</sup> demonstration/development board series of circuits, Microchip has a line of evaluation kits and demonstration software for analog filter design, KEELOQ<sup>®</sup> security ICs, CAN, IrDA<sup>®</sup>, PowerSmart<sup>®</sup> battery management, SEEVAL<sup>®</sup> evaluation system, Sigma-Delta ADC, flow rate sensing, plus many more.

Check the Microchip web page (www.microchip.com) and the latest *"Product Selector Guide"* (DS00148) for the complete list of demonstration, development and evaluation kits.

## 15.0 ELECTRICAL SPECIFICATIONS


## Absolute Maximum Ratings<sup>(†)</sup>

Ambient temperature under bias	40° to +125°C
Storage temperature	65°C to +150°C
Voltage on VDD with respect to Vss	0.3V to +6.5V
Voltage on MCLR with respect to Vss	0.3V to +13.5V
Voltage on all other pins with respect to Vss	0.3V to (VDD + 0.3V)
Total power dissipation <sup>(1)</sup>	800 mW
Maximum current out of Vss pin	95 mA
Maximum current into VDD pin	95 mA
Input clamp current, Iικ (Vι < 0 or Vι > VDD)	± 20 mA
Output clamp current, loк (Vo < 0 or Vo >VDD)	± 20 mA
Maximum output current sunk by any I/O pin	25 mA
Maximum output current sourced by any I/O pin	25 mA
Maximum current sunk by GPIO	90 mA
Maximum current sourced GPIO	90 mA
<b>Note 1:</b> Power dissipation is calculated as follows: PDIS = VDD x {IDD $-\sum$ IOH} + $\sum$ {(VDD $-\sum$	– VOH) x IOH} + $\Sigma$ (VOI x IOL).


† NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure above maximum rating conditions for extended periods may affect device reliability.

<sup>© 2007</sup> Microchip Technology Inc.

FIGURE 15-1: PIC12F683 VOLTAGE-FREQUENCY GRAPH,  $-40^{\circ}C \le Ta \le +125^{\circ}C$ 







## 15.1 DC Characteristics: PIC12F683-I (Industrial) PIC12F683-E (Extended)

DC CHARACTERISTICS		Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for extended					
Param No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
D001 D001C D001D	Vdd	Supply Voltage	2.0 2.0 3.0 4.5		5.5 5.5 5.5 5.5	V V V V	Fosc < = 8 MHz: HFINTOSC, EC Fosc < = 4 MHz Fosc < = 10 MHz Fosc < = 20 MHz
D002*	Vdr	RAM Data Retention Voltage <sup>(1)</sup>	1.5	—	—	V	Device in Sleep mode
D003	VPOR	VDD Start Voltage to ensure internal Power-on Reset signal		Vss	—	V	See Section 12.3.1 "Power-on Reset" for details.
D004*	Svdd	VDD Rise Rate to ensure internal Power-on Reset signal	0.05		_	V/ms	See Section 12.3.1 "Power-on Reset" for details.

These parameters are characterized but not tested.

\*

† Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: This is the limit to which VDD can be lowered in Sleep mode without losing RAM data.

<sup>© 2007</sup> Microchip Technology Inc.

## 15.2 DC Characteristics: PIC12F683-I (Industrial) PIC12F683-E (Extended)

DC CHA	ARACTERISTICS		ard Oper ing temp		-40°C ≤	≤ TA ≤ +8	<b>s otherwise stated)</b> 35°C for industrial 125°C for extended
Param	Device Characteristics	Min	Тур†	Мах	Units		Conditions
No.	Device Gridiacteristics	WIIII	.761	max	•	Vdd	Note
D010	Supply Current (IDD) <sup>(1, 2)</sup>	—	11	16	μA	2.0	Fosc = 32 kHz
		—	18	28	μA	3.0	LP Oscillator mode
		_	35	54	μA	5.0	
D011*		_	140	240	μA	2.0	Fosc = 1 MHz
		_	220	380	μA	3.0	XT Oscillator mode
		_	380	550	μA	5.0	
D012			260	360	μA	2.0	Fosc = 4 MHz
			420	650	μA	3.0	XT Oscillator mode
			0.8	1.1	mA	5.0	
D013*		—	130	220	μA	2.0	Fosc = 1 MHz
		_	215	360	μA	3.0	EC Oscillator mode
			360	520	μA	5.0	
D014		_	220	340	μA	2.0	Fosc = 4 MHz
		_	375	550	μA	3.0	EC Oscillator mode
		_	0.65	1.0	mA	5.0	
D015		_	8	20	μA	2.0	Fosc = 31 kHz
		—	16	40	μA	3.0	LFINTOSC mode
		—	31	65	μA	5.0	
D016*		_	340	450	μA	2.0	Fosc = 4 MHz
		_	500	700	μA	3.0	HFINTOSC mode
		_	0.8	1.2	mA	5.0	
D017		_	410	650	μA	2.0	Fosc = 8 MHz
		_	700	950	μA	3.0	HFINTOSC mode
		_	1.30	1.65	mA	5.0	
D018		_	230	400	μA	2.0	Fosc = 4 MHz
		_	400	680	μA	3.0	EXTRC mode <sup>(3)</sup>
			0.63	1.1	mA	5.0	
D019			2.6	3.25	mA	4.5	Fosc = 20 MHz
		—	2.8	3.35	mA	5.0	HS Oscillator mode

\* These parameters are characterized but not tested.

† Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

**Note 1:** The test conditions for all IDD measurements in active operation mode are: OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD; MCLR = VDD; WDT disabled.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption.

3: For RC oscillator configurations, current through REXT is not included. The current through the resistor can be extended by the formula IR = VDD/2REXT (mA) with REXT in k $\Omega$ .

DC CHA	ARACTERISTICS		ard Oper ing temp				<b>otherwise stated)</b> 85°C for industrial		
Param	Device Characteristics	Min	Tunt	Max	Units		Conditions		
No.	Device Characteristics	WIIN	Тур†	wax	Units	Vdd	Note		
D020	Power-down Base	—	0.05	1.2	μA	2.0	WDT, BOR, Comparators, VREF and		
	Current(IPD) <sup>(2)</sup>	_	0.15	1.5	μA	3.0	T1OSC disabled		
		_	0.35	1.8	μA	5.0			
		_	150	500	nA	3.0	$-40^{\circ}C \le TA \le +25^{\circ}C$		
D021			1.0	2.2	μA	2.0	WDT Current <sup>(1)</sup>		
		_	2.0	4.0	μA	3.0			
		_	3.0	7.0	μA	5.0			
D022			42	60	μA	3.0	BOR Current <sup>(1)</sup>		
		_	85	122	μA	5.0			
D023			32	45	μA	2.0	Comparator Current <sup>(1)</sup> , both		
		_	60	78	μA	3.0	comparators enabled		
			120	160	μA	5.0			
D024		_	30	36	μA	2.0	CVREF Current <sup>(1)</sup> (high range)		
		_	45	55	μA	3.0			
			75	95	μA	5.0			
D025*		_	39	47	μA	2.0	CVREF Current <sup>(1)</sup> (low range)		
		_	59	72	μA	3.0			
			98	124	μA	5.0			
D026		_	4.5	7.0	μA	2.0	T1OSC Current <sup>(1)</sup> , 32.768 kHz		
		_	5.0	8.0	μA	3.0			
		_	6.0	12	μA	5.0			
D027		—	0.30	1.6	μA	3.0	A/D Current <sup>(1)</sup> , no conversion in		
		_	0.36	1.9	μA	5.0	progress		

## 15.3 DC Characteristics: PIC12F683-I (Industrial)

\* These parameters are characterized but not tested.

† Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

**Note 1:** The peripheral current is the sum of the base IDD or IPD and the additional current consumed when this peripheral is enabled. The peripheral  $\Delta$  current can be determined by subtracting the base IDD or IPD current from this limit. Max values should be used when calculating total current consumption.

**2:** The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD.

### 15.4 DC Characteristics: PIC12F683-E (Extended)

DC CHA	RACTERISTICS		ard Oper ing temp				s otherwise stated) 125°C for extended
Param	Device Characteristics	Min	Typ†	Max 9	Units μA		Conditions
No.			.,,,,,			Vdd	Note
D020E	Power-down Base	-	0.05			2.0	WDT, BOR, Comparators, VREF and
	Current (IPD) <sup>(2)</sup>	_	0.15	11	μΑ	3.0	T1OSC disabled
		_	0.35	15	μΑ	5.0	
D021E		—	1	17.5	μA	2.0	WDT Current <sup>(1)</sup>
		_	2	19	μA	3.0	
		_	3	22	μA	5.0	
D022E		—	42	65	μΑ	3.0	BOR Current <sup>(1)</sup>
		—	85	127	μA	5.0	
D023E		—	32	45	μA	2.0	Comparator Current <sup>(1)</sup> , both
		—	60	78	μΑ	3.0	comparators enabled
		—	120	160	μA	5.0	
D024E		-	30	70	μΑ	2.0	CVREF Current <sup>(1)</sup> (high range)
		—	45	90	μΑ	3.0	
		—	75	120	μΑ	5.0	
D025E*		—	39	91	μΑ	2.0	CVREF Current <sup>(1)</sup> (low range)
		_	59	117	μΑ	3.0	
		—	98	156	μΑ	5.0	
D026E		_	4.5	25	μΑ	2.0	T1OSC Current <sup>(1)</sup> , 32.768 kHz
		_	5	30	μΑ	3.0	
		—	6	40	μΑ	5.0	
D027E			0.30	12	μΑ	3.0	A/D Current <sup>(1)</sup> , no conversion in
		_	0.36	16	μΑ	5.0	progress

\* These parameters are characterized but not tested.

† Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

**Note 1:** The peripheral current is the sum of the base IDD or IPD and the additional current consumed when this peripheral is enabled. The peripheral  $\Delta$  current can be determined by subtracting the base IDD or IPD current from this limit. Max values should be used when calculating total current consumption.

2: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD.

DC CH	ARACTE	RISTICS		Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for extended							
Param No.	Sym	Characteristic	Min	Тур†	Мах	Units	Conditions				
	VIL	Input Low Voltage									
		I/O Port:									
D030		with TTL buffer	Vss	—	0.8	V	$4.5V \le VDD \le 5.5V$				
D030A			Vss	—	0.15 Vdd	V	$2.0V \le VDD \le 4.5V$				
D031		with Schmitt Trigger buffer	Vss	—	0.2 Vdd	V	$2.0V \le VDD \le 5.5V$				
D032		MCLR, OSC1 (RC mode) <sup>(1)</sup>	Vss	—	0.2 Vdd	V					
D033		OSC1 (XT and LP modes)	Vss	—	0.3	V					
D033A		OSC1 (HS mode)	Vss	—	0.3 Vdd	V					
	Vih	Input High Voltage									
		I/O ports:		—							
D040		with TTL buffer	2.0	—	Vdd	V	$4.5V \le VDD \le 5.5V$				
D040A			0.25 VDD + 0.8	—	Vdd	V	$2.0V \le VDD \le 4.5V$				
D041		with Schmitt Trigger buffer	0.8 Vdd	—	Vdd	V	$2.0V \le VDD \le 5.5V$				
D042		MCLR	0.8 Vdd	—	Vdd	V					
D043		OSC1 (XT and LP modes)	1.6	—	Vdd	V					
D043A		OSC1 (HS mode)	0.7 Vdd	—	Vdd	V					
D043B		OSC1 (RC mode)	0.9 Vdd	—	Vdd	V	(Note 1)				
	lı∟	Input Leakage Current <sup>(2)</sup>									
D060		I/O ports	—	±0.1	± 1	μA	Vss ≤ VPIN ≤ VDD, Pin at high-impedance				
D061		MCLR <sup>(3)</sup>	_	± 0.1	± 5	μΑ	$VSS \leq VPIN \leq VDD$				
D063		OSC1	—	±0.1	± 5	μA	$Vss \le VPIN \le VDD$ , XT, HS and LP oscillator configuration				
D070*	IPUR	GPIO Weak Pull-up Current	50	250	400	μΑ	VDD = 5.0V, VPIN = VSS				
	Vol	Output Low Voltage <sup>(5)</sup>									
D080		I/O ports	—	_	0.6	V	IOL = 8.5 mA, VDD = 4.5V (Ind.)				
	Voн	Output High Voltage <sup>(5)</sup>									
D090		I/O ports	Vdd - 0.7	—	—	V	IOH = -3.0  mA,  VDD = 4.5 V (Ind.)				

### 15.5 DC Characteristics: PIC12F683-I (Industrial) PIC12F683-E (Extended)

\* These parameters are characterized but not tested.

† Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: In RC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended to use an external clock in RC mode.

**2:** Negative current is defined as current sourced by the pin.

3: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

4: See Section 10.4.1 "Using the Data EEPROM" for additional information.

**5**: Including OSC2 in CLKOUT mode.

## 15.5 DC Characteristics: PIC12F683-I (Industrial) PIC12F683-E (Extended) (Continued)

DC CH	ARACTE	RISTICS	Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for extended							
Param No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions			
D100	IULP	Ultra Low-Power Wake-Up Current	_	200	_	nA	See Application Note AN879, "Using the Microchip Ultra Low-Power Wake-up Module" (DS00879)			
		Capacitive Loading Specs on Output Pins								
D101*	COSC2	OSC2 pin	_	-	15	pF	In XT, HS and LP modes when external clock is used to drive OSC1			
D101A*	Сю	All I/O pins	_	—	50	pF				
		Data EEPROM Memory								
D120	ED	Byte Endurance	100K	1M	_	E/W	$-40^{\circ}C \le TA \le +85^{\circ}C$			
D120A	ED	Byte Endurance	10K	100K	_	E/W	+85°C ≤ TA ≤ +125°C			
D121	Vdrw	VDD for Read/Write	Vmin	-	5.5	V	Using EECON1 to read/write VMIN = Minimum operating voltage			
D122	TDEW	Erase/Write Cycle Time	_	5	6	ms				
D123	Tretd	Characteristic Retention	40	—	—	Year	Provided no other specifications are violated			
D124	Tref	Number of Total Erase/Write Cycles before Refresh <sup>(4)</sup>	1M	10M	—	E/W	$-40^{\circ}C \le TA \le +85^{\circ}C$			
		Program Flash Memory								
D130	Eр	Cell Endurance	10K	100K	_	E/W	-40°C ≤ TA ≤ +85°C			
D130A	ED	Cell Endurance	1K	10K	—	E/W	+85°C ≤ TA ≤ +125°C			
D131	Vpr	VDD for Read	VMIN	-	5.5	V	VMIN = Minimum operating voltage			
D132	VPEW	VDD for Erase/Write	4.5	—	5.5	V				
D133	TPEW	Erase/Write cycle time	—	2	2.5	ms				
D134	Tretd	Characteristic Retention	40	—	—	Year	Provided no other specifications are violated			

\* These parameters are characterized but not tested.

† Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: In RC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended to use an external clock in RC mode.

2: Negative current is defined as current sourced by the pin.

**3:** The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

4: See Section 10.4.1 "Using the Data EEPROM" for additional information.

5: Including OSC2 in CLKOUT mode.

#### 15.6 **Thermal Considerations**

	Operating ( temperature	Conditions (unless otherwise -40°C $\leq$ TA $\leq$ +125°C	stated)		
Param No.	Sym	Characteristic	Тур	Units	Conditions
TH01	θJA	Thermal Resistance	84.6	°C/W	8-pin PDIP package
		Junction to Ambient	163.0	°C/W	8-pin SOIC package
			52.4	°C/W	8-pin DFN-S 4x4x0.9 mm package
			46.3	°C/W	8-pin DFN-S 6x5 mm package
TH02	θJC	Thermal Resistance	41.2	°C/W	8-pin PDIP package
		Junction to Case	38.8	°C/W	8-pin SOIC package
			3.0	°C/W	8-pin DFN-S 4x4x0.9 mm package
			2.6	°C/W	8-pin DFN-S 6x5 mm package
TH03	TJ	Junction Temperature	150	°C	For derated power calculations
TH04	PD	Power Dissipation	—	W	PD = PINTERNAL + PI/O
TH05	PINTERNAL	Internal Power Dissipation	—	W	PINTERNAL = IDD x VDD
					(NOTE 1)
TH06	Pi/o	I/O Power Dissipation	_	W	$PI/O = \Sigma (IOL * VOL) + \Sigma (IOH * (VDD - VOH))$
TH07	Pder	Derated Power	—	W	Pder = (Tj - Ta)/θja
					(NOTE 2, 3)

**Note 1:** IDD is current to run the chip alone without driving any load on the output pins.

**2:** TA = Ambient Temperature.

3: Maximum allowable power dissipation is the lower value of either the absolute maximum total power dissipation or derated power (PDER).

<sup>© 2007</sup> Microchip Technology Inc.

## 15.7 Timing Parameter Symbology


The timing parameter symbols have been created with one of the following formats:

#### 1. TppS2ppS


2. TppS

<u>z. 1ppo</u>			
т			
F	Frequency	Т	Time
Lowerc	ase letters (pp) and their meanings:		
рр			
сс	CCP1	osc	OSC1
ck	CLKOUT	rd	RD
CS	CS	rw	RD or WR
di	SDI	sc	SCK
do	SDO	SS	SS
dt	Data in	tO	TOCKI
io	I/O PORT	t1	T1CKI
mc	MCLR	wr	WR
Upperc	ase letters and their meanings:		
S			
F	Fall	Р	Period
н	High	R	Rise
I	Invalid (High-impedance)	V	Valid
L	Low	Z	High-impedance

#### FIGURE 15-3: LOAD CONDITIONS



## 15.8 AC Characteristics: PIC12F683 (Industrial, Extended)



#### FIGURE 15-4: CLOCK TIMING

## TABLE 15-1: CLOCK OSCILLATOR TIMING REQUIREMENTS

Standar Operatin	-	ting Conditions (unless otherwise the transformation $-40^{\circ}C \le TA \le +125^{\circ}$		ed)			
Param No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
OS01	Fosc	External CLKIN Frequency <sup>(1)</sup>	DC	_	37	kHz	LP Oscillator mode
			DC	_	4	MHz	XT Oscillator mode
			DC	_	20	MHz	HS Oscillator mode
			DC	—	20	MHz	EC Oscillator mode
		Oscillator Frequency <sup>(1)</sup>		32.768	_	kHz	LP Oscillator mode
			0.1	_	4	MHz	XT Oscillator mode
			1	—	20	MHz	HS Oscillator mode
			DC	—	4	MHz	RC Oscillator mode
OS02	Tosc	External CLKIN Period <sup>(1)</sup>	27	—	٠	μs	LP Oscillator mode
			250	—	•	ns	XT Oscillator mode
			50	—	•	ns	HS Oscillator mode
			50	—	•	ns	EC Oscillator mode
		Oscillator Period <sup>(1)</sup>	—	30.5	_	μs	LP Oscillator mode
			250	—	10,000	ns	XT Oscillator mode
			50	—	1,000	ns	HS Oscillator mode
			250	—	—	ns	RC Oscillator mode
OS03	Тсү	Instruction Cycle Time <sup>(1)</sup>	200	TCY	DC	ns	TCY = 4/FOSC
OS04*	TosH,	External CLKIN High,	2	—	_	μs	LP oscillator
	TosL	External CLKIN Low	100	—	—	ns	XT oscillator
			20	—	—	ns	HS oscillator
OS05*	TosR,	External CLKIN Rise,	0	—	•	ns	LP oscillator
	TosF	External CLKIN Fall	0	-	•	ns	XT oscillator
			0		•	ns	HS oscillator

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

**Note 1:** Instruction cycle period (TCY) equals four times the input oscillator time base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min" values with an external clock applied to OSC1 pin. When an external clock input is used, the "max" cycle time limit is "DC" (no clock) for all devices.

© 2007 Microchip Technology Inc.

### TABLE 15-2: OSCILLATOR PARAMETERS


Standard Operating	Operating Temperature -40°C ≤ TA ≤ +125°C												
Param No.	Sym	Characteristic	Freq. Tolerance	Min	Тур†	Max	Units	Conditions					
OS06	Twarm	Internal Oscillator Switch when running <sup>(3)</sup>			—	2	Tosc	Slowest clock					
OS07	Tsc	Fail-Safe Sample Clock Period <sup>(1)</sup>	—	_	21		ms	LFINTOSC/64					
OS08	HFosc	Internal Calibrated	±1%	7.92	8.0	8.08	MHz	VDD = 3.5V, 25°C					
		HFINTOSC Frequency <sup>(2)</sup>	±2%	7.84	8.0	8.16	MHz	$2.5V \le VDD \le 5.5V$ , $0^{\circ}C \le TA \le +85^{\circ}C$					
			±5%	7.60	8.0	8.40	MHz	$2.0V \le VDD \le 5.5V,$ -40°C $\le$ TA $\le$ +85°C (Ind.), -40°C $\le$ TA $\le$ +125°C (Ext.)					
OS09*	LFosc	Internal Uncalibrated LFINTOSC Frequency	_	15	31	45	kHz						
OS10*	Tiosc	HFINTOSC Oscillator	_	5.5	12	24	μs	VDD = 2.0V, -40°C to +85°C					
	ST	Wake-up from Sleep	—	3.5	7	14	μs	VDD = 3.0V, -40°C to +85°C					
		Start-up Time	—	3	6	11	μs	VDD = 5.0V, -40°C to +85°C					

\* These parameters are characterized but not tested.

† Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

- **Note 1:** Instruction cycle period (TCY) equals four times the input oscillator time base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min" values with an external clock applied to the OSC1 pin. When an external clock input is used, the "max" cycle time limit is "DC" (no clock) for all devices.
  - 2: To ensure these oscillator frequency tolerances, VDD and VSS must be capacitively decoupled as close to the device as possible. 0.1  $\mu$ F and 0.01  $\mu$ F values in parallel are recommended.
  - 3: By design.





#### TABLE 15-3: CLKOUT AND I/O TIMING PARAMETERS


Standard Operating Conditions (unless otherwise stated) Operating Temperature -40°C $\leq$ TA $\leq$ +125°C										
Param No.	Sym	Sym Characteristic		Тур†	Max	Units	Conditions			
OS11	TosH2ckL	Fosc↑ to CLKOUT↓ <sup>(1)</sup>	—	—	70	ns	VDD = 5.0V			
OS12	TosH2cкH	Fosc↑ to CLKOUT↑ <sup>(1)</sup>		_	72	ns	VDD = 5.0V			
OS13	TcĸL2ıoV	CLKOUT↓ to Port out valid <sup>(1)</sup>		_	20	ns				
OS14	ТюV2скН	Port input valid before CLKOUT <sup>(1)</sup>	Tosc + 200 ns	_		ns				
OS15*	TosH2ıoV	Fosc↑ (Q1 cycle) to Port out valid		50	70	ns	VDD = 5.0V			
OS16	TosH2iol	Fosc <sup>↑</sup> (Q2 cycle) to Port input invalid (I/O in hold time)	50		_	ns	VDD = 5.0V			
OS17	TIOV20SH	Port input valid to Fosc1 (Q2 cycle) (I/O in setup time)	20			ns				
OS18	TIOR	Port output rise time <sup>(2)</sup>		15 40	72 32	ns	VDD = 2.0V VDD = 5.0V			
OS19	TIOF	Port output fall time <sup>(2)</sup>	_	28 15	55 30	ns	VDD = 2.0V VDD = 5.0V			
OS20*	TINP	INT pin input high or low time	25	_	_	ns				
OS21*	Tgpp	GPIO interrupt-on-change new input level time	Тсү	_	_	ns				

\* These parameters are characterized but not tested.

† Data in "Typ" column is at 5.0V, 25°C unless otherwise stated.


Note 1: Measurements are taken in RC mode where CLKOUT output is 4 x Tosc.

2: Includes OSC2 in CLKOUT mode.



## FIGURE 15-6: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP TIMER TIMING





DS41211D-page 128

#### **TABLE 15-4**: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER, POWER-UP TIMER AND BROWN-OUT RESET PARAMETERS

	Standard Operating Conditions (unless otherwise stated) Operating Temperature $-40^{\circ}C \le TA \le +125^{\circ}C$												
Param No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions						
30	TMCL	MCLR Pulse Width (low)	2 5		_	μs μs	VDD = 5V, -40°C to +85°C VDD = 5V						
31	Twdt	Watchdog Timer Time-out Period (No Prescaler)	10 10	16 16	29 31	ms ms	VDD = 5V, -40°C to +85°C VDD = 5V						
32	Tost	Oscillation Start-up Timer Period <sup>(1, 2)</sup>		1024	—	Tosc	(NOTE 3)						
33*	TPWRT	Power-up Timer Period	40	65	140	ms							
34*	Tioz	I/O High-impedance from MCLR Low or Watchdog Timer Reset		—	2.0	μs							
35	VBOR	Brown-out Reset Voltage	2.0	—	2.2	V	(NOTE 4)						
36*	VHYST	Brown-out Reset Hysteresis	_	50	—	mV							
37*	TBOR	Brown-out Reset Minimum Detection Period	100	_	—	μs	Vdd ≤ Vbor						


These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

- Note 1: Instruction cycle period (TcY) equals four times the input oscillator time base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min" values with an external clock applied to the OSC1 pin. When an external clock input is used, the "max" cycle time limit is "DC" (no clock) for all devices.
  - 2: By design.
  - 3: Period of the slower clock.
  - 4: To ensure these voltage tolerances, VDD and VSS must be capacitively decoupled as close to the device as possible. 0.1  $\mu$ F and 0.01  $\mu$ F values in parallel are recommended.

<sup>© 2007</sup> Microchip Technology Inc.

#### FIGURE 15-8: TIMER0 AND TIMER1 EXTERNAL CLOCK TIMINGS




#### TABLE 15-5: TIMER0 AND TIMER1 EXTERNAL CLOCK REQUIREMENTS

Param No.	Sym		Characteristic		Min	Тур†	Max	Units	Conditions
40*	T⊤0H	T0CKI High F	Pulse Width	Pulse Width No Prescaler		—	_	ns	
				With Prescaler	10	—	_	ns	
41*	TT0L	T0CKI Low P	ulse Width	No Prescaler	0.5 TCY + 20	—	_	ns	
				With Prescaler	10	—	_	ns	
42*	Тт0Р	T0CKI Period	1		Greater of: 20 or <u>Tcy + 40</u> N	_	—	ns	N = prescale value (2, 4,, 256)
45*	T⊤1H	T1CKI High	Synchronous, I	No Prescaler	0.5 TCY + 20	—	—	ns	
		Time	Synchronous, with Prescaler		15	_	_	ns	
			Asynchronous	Asynchronous		—	_	ns	
46*	TT1L	T1CKI Low	Synchronous, I	No Prescaler	0.5 TCY + 20	—	_	ns	
		Time	Synchronous, with Prescaler		15	—	_	ns	
			Asynchronous		30	—	_	ns	
47*	TT1P	T1CKI Input Period	Synchronous		Greater of: 30 or <u>Tcy + 40</u> N	—	_	ns	N = prescale value (1, 2, 4, 8)
			Asynchronous		60	—	_	ns	
48	FT1		ator Input Frequency Range abled by setting bit T1OSCEN)		—	32.768	_	kHz	
49*	TCKEZTMR1	Delay from E Increment	xternal Clock E	dge to Timer	2 Tosc	—	7 Tosc	—	Timers in Sync mode

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.





### TABLE 15-6: CAPTURE/COMPARE/PWM REQUIREMENTS (ECCP)

Standard Operating Conditions (unless otherwise stated) Operating Temperature $-40^{\circ}C \le TA \le +125^{\circ}C$										
Param No.	Sym	Character	istic	Min	Тур†	Max	Units	Conditions		
CC01*	TccL	CCP1 Input Low Time	No Prescaler	0.5Tcy + 20	—	_	ns			
			With Prescaler	20	_	_	ns			
CC02*	TccH	CCP1 Input High Time	No Prescaler	0.5Tcy + 20	_	_	ns			
			With Prescaler	20	_	_	ns			
CC03*	TccP	CCP1 Input Period		<u>3Tcy + 40</u> N	—	_	ns	N = prescale value (1, 4 or 16)		

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

<sup>© 2007</sup> Microchip Technology Inc.

### TABLE 15-7: COMPARATOR SPECIFICATIONS

Standard Operating Conditions (unless otherwise stated) Operating Temperature $-40^{\circ}C \le TA \le +125^{\circ}C$									
Param No.	Sym	Characteristics		Min	Тур†	Max	Units	Comments	
CM01	Vos	Input Offset Voltage		—	± 5.0	± 10	mV	(Vdd - 1.5)/2	
CM02	Vсм	Input Common Mode Voltage		0		Vdd - 1.5	V		
CM03*	CMRR	Common Mode Rejection Ratio		+55		_	dB		
CM04*	Trt	Response Time	Falling	—	150	600	ns	(NOTE 1)	
			Rising	—	200	1000	ns		
CM05*	Тмс2coV	Comparator Mode Change to Output Valid		—	—	10	μs		

\* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Response time is measured with one comparator input at (VDD - 1.5)/2 - 100 mV to (VDD - 1.5)/2 + 20 mV.

#### TABLE 15-8: COMPARATOR VOLTAGE REFERENCE (CVREF) SPECIFICATIONS

#### Standard Operating Conditions (unless otherwise stated)

Operating temperature  $-40^{\circ}C \le TA \le +125^{\circ}C$ 

Param No.	Sym	Characteristics	Min	Тур†	Max	Units	Comments		
CV01*	CLSB	Step Size <sup>(2)</sup>	_	VDD/24	_	V	Low Range (VRR = 1)		
			_	VDD/32		V	High Range (VRR = 0)		
CV02*	CACC	Absolute Accuracy	_	—	± 1/2	LSb	Low Range (VRR = 1)		
			_	—	± 1/2	LSb	High Range (VRR = 0)		
CV03*	CR	Unit Resistor Value (R)	_	2k	_	Ω			
CV04*	CST	Settling Time <sup>(1)</sup>	_	_	10	μs			

\* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

**Note 1:** Settling time measured while VRR = 1 and VR<3:0> transitions from '0000' to '1111'.

2: See Section 8.11 "Comparator Voltage Reference" for more information.

## TABLE 15-9: PIC12F683 A/D CONVERTER (ADC) CHARACTERISTICS

	Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +125^{\circ}C$									
Param No.	Sym	Characteristic	Min	Тур†	Мах	Units	Conditions			
AD01	NR	Resolution	—	_	10 bits	bit				
AD02	EIL	Integral Error		—	±1	LSb	VREF = 5.12V			
AD03	Edl	Differential Error	_	_	±1	LSb	No missing codes to 10 bits VREF = 5.12V			
AD04	EOFF	Offset Error	-	_	±1	LSb	VREF = 5.12V			
AD07	Egn	Gain Error	_	_	±1	LSb	VREF = 5.12V			
AD06 AD06A	Vref	Reference Voltage <sup>(3)</sup>	2.2 2.7	_	— Vdd	V	Absolute minimum to ensure 1 LSb accuracy			
AD07	VAIN	Full-Scale Range	Vss	_	Vref	V				
AD08	ZAIN	Recommended Impedance of Analog Voltage Source	_		10	kΩ				
AD09*	IREF	VREF Input Current <sup>(3)</sup>	10	—	1000	μA	During VAIN acquisition. Based on differential of VHOLD to VAIN.			
			—	_	50	μA	During A/D conversion cycle.			

\* These parameters are characterized but not tested.

† Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

**Note 1:** Total Absolute Error includes integral, differential, offset and gain errors.

- 2: The A/D conversion result never decreases with an increase in the input voltage and has no missing codes.
- 3: ADC VREF is from external VREF or VDD pin, whichever is selected as reference input.
- 4: When ADC is off, it will not consume any current other than leakage current. The power-down current specification includes any such leakage from the ADC module.

<sup>© 2007</sup> Microchip Technology Inc.

### TABLE 15-10: PIC12F683 A/D CONVERSION REQUIREMENTS


Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +125^{\circ}C$									
Param No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions		
AD130*	TAD	A/D Clock Period	1.6	—	9.0	μs	Tosc-based, VREF≥3.0V		
			3.0	—	9.0	μs	Tosc-based, VREF full range		
		A/D Internal RC Oscillator Period	3.0	6.0	9.0	μs	ADCS<1:0> = 11 (ADRC mode) At VDD = 2.5V		
			1.6	4.0	6.0	μs	At VDD = 5.0V		
AD131	TCNV	Conversion Time (not including Acquisition Time) <sup>(1)</sup>	_	11	_	TAD	Set GO/DONE bit to new data in A/D Result register.		
AD132*	TACQ	Acquisition Time		11.5	_	μs			
AD133*	TAMP	Amplifier Settling Time	_	—	5	μs			
AD134	Tgo	Q4 to A/D Clock Start	—	Tosc/2		—			
			_	Tosc/2 + Tcy			If the A/D clock source is selected as RC, a time of TcY is added before the A/D clock starts. This allows the SLEEP instruction to be executed.		

\* These parameters are characterized but not tested.

† Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.


Note 1: ADRESH and ADRESL registers may be read on the following TCY cycle.

2: See Section 9.3 "A/D Acquisition Requirements" for minimum conditions.









NOTES:

## 16.0 DC AND AC CHARACTERISTICS GRAPHS AND TABLES


The graphs and tables provided in this section are for **design guidance** and are **not tested**.

In some graphs or tables, the data presented are **outside specified operating range** (i.e., outside specified VDD range). This is for **information only** and devices are ensured to operate properly only within the specified range.


**Note:** The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore, outside the warranted range.


"Typical" represents the mean of the distribution at 25°C. "Maximum" or "minimum" represents (mean +  $3\sigma$ ) or (mean -  $3\sigma$ ) respectively, where  $\sigma$  is a standard deviation, over each temperature range.







<sup>© 2007</sup> Microchip Technology Inc.










DS41211D-page 138










FIGURE 16-5: TYPICAL IDD vs. VDD OVER Fosc (XT MODE)





<sup>© 2007</sup> Microchip Technology Inc.













**FIGURE 16-8:** MAXIMUM IDD vs. VDD (EXTRC MODE)






<sup>© 2007</sup> Microchip Technology Inc.

### FIGURE 16-10: IDD vs. VDD (LP MODE)







Downloaded from Arrow.com.





FIGURE 16-12: MAXIMUM IDD vs. Fosc OVER VDD (HFINTOSC MODE)





<sup>© 2007</sup> Microchip Technology Inc.








FIGURE 16-14: MAXIMUM IPD vs. VDD (SLEEP MODE, ALL PERIPHERALS DISABLED)






DS41211D-page 144











<sup>© 2007</sup> Microchip Technology Inc.















FIGURE 16-20: WDT PERIOD vs. TEMPERATURE OVER VDD (5.0V)

FIGURE 16-21: CVREF IPD vs. VDD OVER TEMPERATURE (HIGH RANGE)





© 2007 Microchip Technology Inc.


















© 2007 Microchip Technology Inc.






FIGURE 16-27: TTL INPUT THRESHOLD VIN vs. VDD OVER TEMPERATURE





DS41211D-page 150


















DS41211D-page 152

Downloaded from Arrow.com.









<sup>© 2007</sup> Microchip Technology Inc.
















FIGURE 16-37: TYPICAL HFINTOSC FREQUENCY CHANGE vs. VDD (25°C)




<sup>© 2007</sup> Microchip Technology Inc.














<sup>© 2007</sup> Microchip Technology Inc.

NOTES:

### **17.0 PACKAGING INFORMATION**

### 17.1 Package Marking Information

8-Lead PDIP




8-Lead SOIC (3.90 mm)



8-Lead DFN (4x4x0.9 mm)



8-Lead DFN-S (6x5 mm)



Example




Example



### Example



Example



Y Yea YY Yea WW Wee NNN Alph @3 Pb-f * This can		Y YY WW NNN @3	Customer-specific information Year code (last digit of calendar year) Year code (last 2 digits of calendar year) Week code (week of January 1 is week '01') Alphanumeric traceability code Pb-free JEDEC designator for Matte Tin (Sn) This package is Pb-free. The Pb-free JEDEC designator (e3) can be found on the outer packaging for this package.
	ł	In the event the full Microchip part number cannot be marked on one line, it be carried over to the next line, thus limiting the number of availa characters for customer-specific information.	


\* Standard PIC<sup>®</sup> device marking consists of Microchip part number, year code, week code and traceability code. For PIC device marking beyond this, certain price adders apply. Please check with your Microchip Sales Office. For QTP devices, any special marking adders are included in QTP price.

### 17.2 Package Details

The following sections give the technical details of the packages.

### 8-Lead Plastic Dual In-Line (P or PA) – 300 mil Body [PDIP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		INCHES	
Dimen	ision Limits	MIN	NOM	MAX
Number of Pins	Ν	8		
Pitch	е		.100 BSC	
Top to Seating Plane	А	-	-	.210
Molded Package Thickness	A2	.115	.130	.195
Base to Seating Plane	A1	.015	-	-
Shoulder to Shoulder Width	E	.290	.310	.325
Molded Package Width	E1	.240	.250	.280
Overall Length	D	.348	.365	.400
Tip to Seating Plane	L	.115	.130	.150
Lead Thickness	С	.008	.010	.015
Upper Lead Width	b1	.040	.060	.070
Lower Lead Width	b	.014	.018	.022
Overall Row Spacing §	eB	-	-	.430

#### Notes:


- 1. Pin 1 visual index feature may vary, but must be located with the hatched area.
- 2. § Significant Characteristic.
- 3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-018B

#### 8-Lead Plastic Small Outline (SN or OA) – Narrow, 3.90 mm Body [SOIC]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units MILLIMETERS			
	Dimension Limits	MIN	NOM	MAX
Number of Pins	N		8	
Pitch	е		1.27 BSC	
Overall Height	А	-	-	1.75
Molded Package Thickness	A2	1.25	-	-
Standoff §	A1	0.10	-	0.25
Overall Width	E		6.00 BSC	
Molded Package Width	E1	3.90 BSC		
Overall Length	D		4.90 BSC	
Chamfer (optional)	h	0.25	-	0.50
Foot Length	L	0.40	-	1.27
Footprint	L1		1.04 REF	
Foot Angle	φ	0°	-	8°
Lead Thickness	С	0.17	-	0.25
Lead Width	b	0.31	-	0.51
Mold Draft Angle Top	α	5°	-	15°
Mold Draft Angle Bottom	β	5°	-	15°

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. § Significant Characteristic.

3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15 mm per side.


- 4. Dimensioning and tolerancing per ASME Y14.5M.
  - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-057B

### 8-Lead Plastic Dual Flat, No Lead Package (MD) – 4x4x0.9 mm Body [DFN]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Units		MILLIMETERS		
Dimen	sion Limits	MIN	NOM	MAX
Number of Pins	Ν		8	
Pitch	е		0.80 BSC	
Overall Height	А	0.80	0.90	1.00
Standoff	A1	0.00	0.02	0.05
Contact Thickness	A3		0.20 REF	
Overall Length	D		4.00 BSC	
Exposed Pad Width	E2	0.00	2.20	2.80
Overall Width	E		4.00 BSC	
Exposed Pad Length	D2	0.00	3.00	3.60
Contact Width	b	0.25	0.30	0.35
Contact Length	L	0.30	0.55	0.65
Contact-to-Exposed Pad	K	0.20	-	-

Notes:


- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Package may have one or more exposed tie bars at ends.
- 3. Package is saw singulated.
- 4. Dimensioning and tolerancing per ASME Y14.5M.
  - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-131C

### 8-Lead Plastic Dual Flat, No Lead Package (MF) – 6x5 mm Body [DFN-S]

For the most current package drawings, please see the Microchip Packaging Specification located at Note: http://www.microchip.com/packaging



⊺ <sub>A1</sub>	A3			
	Ν	NOTE 2		
	Units		MILLIMETERS	;
Dim	ension Limits	MIN	NOM	MAX
Number of Pins	N		8	
Pitch	е		1.27 BSC	
Overall Height	A	-	0.85	1.00
Molded Package Thickness	A2	-	0.65	0.80
Standoff	A1	0.00	0.01	0.05
Base Thickness	A3		0.20 REF	
Overall Length	D		4.92 BSC	
Molded Package Length	D1		4.67 BSC	
Exposed Pad Length	D2	3.85	4.00	4.15
Overall Width	E		5.99 BSC	
Molded Package Width	E1		5.74 BSC	
Exposed Pad Width	E2	2.16	2.31	2.46
Contact Width	b	0.35	0.40	0.47
Contact Length	L	0.50	0.60	0.75
Contact-to-Exposed Pad	К	0.20	-	-
Model Draft Angle Top	φ	_	-	12°

#### Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package may have one or more exposed tie bars at ends.

3. Dimensioning and tolerancing per ASME Y14.5M.

А ł

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-113B

<sup>© 2007</sup> Microchip Technology Inc.

NOTES:

### APPENDIX A: DATA SHEET REVISION HISTORY

### **Revision A**

This is a new data sheet.

### **Revision B**

Rewrites of the Oscillator and Special Features of the CPU sections. General corrections to Figures and formatting.

### **Revision C**

Revisions throughout document. Incorporated Golden Chapters.

### **Revision D**

Replaced Package Drawings; Revised Product ID Section (SN package to 3.90 mm); Replaced PICmicro with PIC; Replaced Dev Tool Section.

### APPENDIX B: MIGRATING FROM OTHER PIC<sup>®</sup> DEVICES

This discusses some of the issues in migrating from other PIC devices to the PIC12F683 device.

### B.1 PIC16F676 to PIC12F683

#### TABLE B-1: FEATURE COMPARISON

Feature	PIC16F676	PIC12F683
Max Operating Speed	20 MHz	20 MHz
Max Program Memory (Words)	1024	2048
SRAM (bytes)	64	128
A/D Resolution	10-bit	10-bit
Data EEPROM (Bytes)	128	256
Timers (8/16-bit)	1/1	2/1
Oscillator Modes	8	8
Brown-out Reset	Y	Y
Internal Pull-ups	RA0/1/2/4/5	GP0/1/2/4/5, MCLR
Interrupt-on-change	RA0/1/2/3/4/5	GP0/1/2/3/4/5
Comparator	1	1
ECCP	N	Ν
Ultra Low-Power Wake-Up	N	Y
Extended WDT	N	Y
Software Control Option of WDT/BOR	N	Y
INTOSC Frequencies	4 MHz	32 kHz- 8 MHz
Clock Switching	Ν	Y

**Note:** This device has been designed to perform to the parameters of its data sheet. It has been tested to an electrical specification designed to determine its conformance with these parameters. Due to process differences in the manufacture of this device, this device may have different performance characteristics than its earlier version. These differences may cause this device to perform differently in your application than the earlier version of this device.

NOTES:

## INDEX

	•
-	•

A/D	
Specifications	133, 134
Absolute Maximum Ratings	115
AC Characteristics	
Industrial and Extended	125
Load Conditions	124
ADC	61
Acquisition Requirements	67
Associated registers	69
Block Diagram	61
Calculating Acquisition Time	67
Channel Selection	61
Configuration	61
Configuring Interrupt	64
Conversion Clock	62
Conversion Procedure	64
GPIO Configuration	
Internal Sampling Switch (Rss) IMPEDANCE	67
Interrupts	63
Operation	63
Operation During Sleep	
Reference Voltage (VREF)	
Result Formatting	63
Source Impedance	
Special Event Trigger	64
Starting an A/D Conversion	63
ADCON0 Register	
ADRESH Register (ADFM = 0)	
ADRESH Register (ADFM = 1)	
ADRESL Register (ADFM = 0)	66
ADRESL Register (ADFM = 1)	66
Analog Input Connection Considerations	
Analog-to-Digital Converter. See ADC	
ANSEL Register	
Assembler	
MPASM Assembler	112

### В

Block Diagrams	
(CCP) Capture Mode Operation	76
ADC	61
ADC Transfer Function	68
Analog Input Model 5	2, 68
CCP PWM	78
Clock Source	19
Comparator	51
Compare	77
Crystal Operation	
External RC Mode	23
Fail-Safe Clock Monitor (FSCM)	29
GP1 Pin	37
GP2 Pin	37
GP3 Pin	38
GP4 Pin	38
GP5 Pin	
In-Circuit Serial Programming Connections	. 100
Interrupt Logic	
MCLR Circuit	
On-Chip Reset Circuit	
PIC12F683	5
Resonator Operation	
Timer1	44

Timer2	
TMR0/WDT Prescaler	41
Watchdog Timer (WDT)	
Brown-out Reset (BOR)	87
Associated	88
Calibration	87
Specifications	129
Timing and Characteristics	128

## С

C Compilers	
MPLAB C18	112
MPLAB C30	
Calibration Bits	
Capture Module. See Capture/Compare/PWM (CCP)	
Capture/Compare/PWM (CCP)	75
Associated registers w/ Capture, Compare	
and Timer1	01
Associated registers w/ PWM and Timer2	
Capture Mode CCPx Pin Configuration	
•	
Compare Mode	
CCPx Pin Configuration	
Software Interrupt Mode	
Special Event Trigger	
Timer1 Mode Selection	'
Prescaler	
PWM Mode	
Duty Cycle	
Effects of Reset	80
Example PWM Frequencies and	
Resolutions, 20 MHZ	79
Example PWM Frequencies and	
Resolutions, 8 MHz	79
Operation in Sleep Mode	80
Setup for Operation	
System Clock Frequency Changes	
PWM Period	
Setup for PWM Operation	80
Timer Resources	
CCP. See Capture/Compare/PWM (CCP)	-
CCP1CON Register	75
Clock Sources	
External Modes	21
EC	
LO	
LP	
OST	
RC	
XT	
A I Internal Modes	
Frequency Selection	
HFINTOSC	
	-
INTOSC	
LFINTOSC	
Clock Switching	27
Code Examples	
A/D Conversion	
Assigning Prescaler to Timer0	
Assigning Prescaler to WDT	
Changing Between Capture Prescalers	
Data EEPROM Read	
Data EEPROM Write	73

© 2007 Microchip Technology Inc.

Indirect Addressing	
Initializing GPIO	
Saving STATUS and W Registers in RAM	95
Ultra Low-Power Wake-up Initialization	35
Write Verify	73
Code Protection	99
Comparator	51
C2OUT as T1 Gate	
Configurations	53
I/O Operating Modes	
Interrupts	55
Operation	. 51, 54
Operation During Sleep	
Response Time	54
Synchronizing COUT w/Timer1	57
Comparator Module	
Associated registers	59
Comparator Voltage Reference (CVREF)	
Response Time	54
Comparator Voltage Reference (CVREF)	58
Effects of a Reset	56
Specifications	
Comparators	
C2OUT as T1 Gate	45
Effects of a Reset	56
Specifications	132
Compare Module. See Capture/Compare/PWM (CCP)	)
CONFIG Register	
Configuration Bits	83
CPU Features	83
Customer Change Notification Service	171
Customer Notification Service	
Customer Support	

## D

Data EEPROM Memory	
Associated Registers	74
Code Protection	71, 74
Data Memory Organization	7
Map of the PIC12F683	8
DC and AC Characteristics	
Graphs and Tables	
DC Characteristics	
Extended and Industrial	121
Industrial and Extended	
Development Support	
Device Overview	5

#### Ε

EEADR Register	71
EECON1 Register	72
EECON2 Register	72
EEDAT Register	
EEPROM Data Memory	
Avoiding Spurious Write	74
Reading	73
Write Verify	
Writing	
Effects of Reset	
PWM mode	80
Electrical Specifications	
Enhanced Capture/Compare/PWM (ECCP)	
Specifications	
Errata	

### F

Fail-Safe Clock Monitor	29
Fail-Safe Condition Clearing	29
Fail-Safe Detection	29
Fail-Safe Operation	29
Reset or Wake-up from Sleep	
Firmware Instructions	101
Fuses. See Configuration Bits	

#### G

8
31
32
32
32
32, 35
32
39
36
37
37
38
38
39
36
127
31

#### L

ID Locations	. 99
In-Circuit Debugger	
In-Circuit Serial Programming (ICSP)	100
Indirect Addressing, INDF and FSR Registers	. 18
Instruction Format	101
Instruction Set	101
ADDLW	103
ADDWF	103
ANDLW	103
ANDWF	103
BCF	103
BSF	103
BTFSC	103
BTFSS	104
CALL	104
CLRF	104
CLRW	104
CLRWDT	104
COMF	104
DECF	104
DECFSZ	105
GOTO	105
INCF	105
INCFSZ	105
IORLW	105
IORWF	105
MOVF	106
MOVLW	106
MOVWF	106
NOP	106
RETFIE	107
RETLW	107
RETURN	107
RLF	108
RRF	108
SLEEP	108

SUBLW 108
SUBWF109
SWAPF
XORLW109
XORWF109
INTCON Register14
Internal Oscillator Block
INTOSC
Specifications 126, 127
Internal Sampling Switch (Rss) IMPEDANCE67
Internet Address 171
Interrupts
ADC64
Associated Registers94
Comparator55
Context Saving95
Data EEPROM Memory Write72
GP2/INT
GPIO Interrupt-on-change93
Interrupt-on-Change32
Timer093
TMR1 46
INTOSC Specifications 126, 127
IOC Register

### L

Load Conditions	24
-----------------	----

### Μ

MCLR	86
Internal	86
Memory Organization	
Data EEPROM Memory	71
Microchip Internet Web Site	171
Migrating from other PIC Devices	165
MPLAB ASM30 Assembler, Linker, Librarian	112
MPLAB ICD 2 In-Circuit Debugger	113
MPLAB ICE 2000 High-Performance Universal	
In-Circuit Emulator	113
MPLAB ICE 4000 High-Performance Universal	
In-Circuit Emulator	113
MPLAB Integrated Development Environment Software	e111
MPLAB PM3 Device Programmer	113
MPLINK Object Linker/MPLIB Object Librarian	112

## 0

OPCODE Field Descriptions	101
OPTION Register	
OSCCON Register	
Oscillator	20
	20 40
Associated registers	
Oscillator Module	
EC	
HFINTOSC	
HS	
INTOSC	
INTOSCIO	
LFINTOSC	
LP	
RC	
RCIO	
XT	
Oscillator Parameters	
Oscillator Specifications	
Oscillator Start-up Timer (OST)	
Specifications	
•	

Oscillator Switching Fail-Safe Clock Monitor Two-Speed Clock Start-up OSCTUNE Register	27
Р	
Packaging	159
Details	
Marking	159
PCL and PCLATH	18
Computed GOTO	18
Stack	18
PCON Register	
PICSTART Plus Development Programmer	
PIE1 Register	
Pin Diagram	2
Pinout Descriptions	
PIC12F683	
PIR1 Register	
Power-Down Mode (Sleep)	
Power-On Reset (POR)	
Power-up Timer (PWRT)	
Specifications Precision Internal Oscillator Parameters	
Precision Internal Oscillator Parameters	127
Shared WDT/Timer0	12
Switching Prescaler Assignment	
Program Memory Organization	
Map and Stack for the PIC12F683	
Programming, Device Instructions	
R	

Reader Response	172
Read-Modify-Write Operations	101
Registers	
ADCON0 (ADC Control 0)	
ADRESH (ADC Result High) with ADFM = 0)	
ADRESH (ADC Result High) with ADFM = 1)	
ADRESL (ADC Result Low) with ADFM = 0)	
ADRESL (ADC Result Low) with ADFM = 1)	
ANSEL (Analog Select)	
CCP1CON (CCP1 Control)	
CMCON0 (Comparator Control) Register	
CMCON1 (Comparator Control) Register	
CONFIG (Configuration Word)	
EEADR (EEPROM Address)	
EECON1 (EEPROM Control 1)	
EECON2 (EEPROM Control 2)	
EEDAT (EEPROM Data)	
GPIO	
INTCON (Interrupt Control)	
IOC (Interrupt-on-Change GPIO)	
OPTION_REG (OPTION)	13, 43
OSCCON (Oscillator Control)	
OSCTUNE (Oscillator Tuning)	
PCON (Power Control Register)	17
PCON (Power Control)	
PIE1 (Peripheral Interrupt Enable 1)	
PIR1 (Peripheral Interrupt Register 1)	16
Reset Values	
Reset Values (Special Registers)	91
STATUS	12
T1CON	47
T2CON	50
TRISIO (Tri-State GPIO)	32
VRCON (Voltage Reference Control)	58

© 2007 Microchip Technology Inc.

WDTCON (Watchdog Timer Control)	97
WPU (Weak Pull-Up GPIO)	
Resets	
Brown-out Reset (BOR)	
MCLR Reset, Normal Operation	
MCLR Reset, Sleep	
Power-on Reset (POR)	
WDT Reset, Normal Operation	
WDT Reset, Sleep	
Revision History	165

## S

Sleep	
Power-Down Mode	
Wake-up	
Wake-up Using Interrupts	
Software Simulator (MPLAB SIM)	
Special Event Trigger	64
Special Function Registers	8
STATUS Register	12

## т

T1CON Register		
T2CON Register	50	
Thermal Considerations		
Time-out Sequence	88	
Timer0	41	
Associated Registers	43	
External Clock	42	
Interrupt		
Operation	41, 44	
Specifications		
TOCKI	42	
Timer1	44	
Associated registers		
Asynchronous Counter Mode	45	
Reading and Writing	45	
Interrupt		
Modes of Operation		
Operation During Sleep	46	
Oscillator	45	
Prescaler	45	
Specifications		
Timer1 Gate		
Inverting Gate		
Selecting Source	45, 57	
Synchronizing COUT w/Timer1		
TMR1H Register		
TMR1L Register	44	
Timer2		
Associated registers	50	
Timers		
Timer1		
T1CON	47	
Timer2		
T2CON	50	
Timing Diagrams		
A/D Conversion		
A/D Conversion (Sleep Mode)		
Brown-out Reset (BOR)		
Brown-out Reset Situations		
CLKOUT and I/O		
Clock Timing		
Comparator Output	51	
Enhanced Capture/Compare/PWM (ECCP)	131	
Fail-Safe Clock Monitor (FSCM)		

INT Pin Interrupt	. 94
Internal Oscillator Switch Timing	. 26
Reset, WDT, OST and Power-up Timer	128
Time-out Sequence on Power-up (Delayed MCLR)	. 89
Time-out Sequence on Power-up (MCLR with VDD)	. 89
Timer0 and Timer1 External Clock	130
Timer1 Incrementing Edge	. 46
Two Speed Start-up	. 28
Wake-up from Sleep Through Interrupt	. 99
Timing Parameter Symbology	124
TRISIO Register	. 32
Two-Speed Clock Start-up Mode	. 27
U	
Ultra Low-Power Wake-up 32,	35

#### Jiu

V	
Voltage Reference. See Comparator Voltage	
Reference (CVREF)	
Voltage References	
Associated registers	59
VREF. SEE ADC Reference Voltage	

### w

Wake-up Using Interrupts	
Watchdog Timer (WDT)	
Associated Registers	97
Clock Source	
Modes	
Period	
Specifications	129
WDTCON Register	
WPU Register	
WWW Address	171
WWW, On-Line Support	3

## THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- **Product Support** Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Micro-chip sales offices, distributors and factory representatives

# CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com, click on Customer Change Notification and follow the registration instructions.

### **CUSTOMER SUPPORT**

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Field Application Engineer (FAE)
- Technical Support
- Development Systems Information Line

Customers should contact their distributor, representative or field application engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: http://support.microchip.com

### **READER RESPONSE**

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (480) 792-4150.

Please list the following information, and use this outline to provide us with your comments about this document.

To:	Technical Publications Manager	Total Pages Sent
RE:	Reader Response	
From:	Name	
	Telephone: ()	FAX: ()
Applic	cation (optional):	
Would	d you like a reply? <u>Y</u> N	
Devic	e: PIC12F683	Literature Number: DS41211D
Quest	tions:	
1. W	/hat are the best features of this do	ocument?
2. H	ow does this document meet your	hardware and software development needs?
_		
3. D	o you find the organization of this o	locument easy to follow? If not, why?
_		
4. W	/hat additions to the document do y	you think would enhance the structure and subject?
_		
5. W	hat deletions from the document c	ould be made without affecting the overall usefulness?
	there any incorrect or misleading i	information (what and whata)?
6. Is	there any incorrect of misleading i	mornation (what and where)?
7. H	ow would you improve this docume	ent?

## **PRODUCT IDENTIFICATION SYSTEM**

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NO.	X <u>/XX XXX</u>	Examples:
Device	Temperature Package Pattern Range	<ul> <li>a) PIC12F683-E/P 301 = Extended Temp., PDIP package, 20 MHz, QTP pattern #301</li> <li>b) PIC12F683-I/SN = Industrial Temp., SOIC package, 20 MHz</li> </ul>
Device:	PIC12F683 <sup>(1)</sup> , PIC12F683T <sup>(2)</sup> VDD range 2.0V to 5.5V	
Temperature Range:	$I = -40^{\circ}C \text{ to } +85^{\circ}C(\text{Industrial})$ $E = -40^{\circ}C \text{ to } +125^{\circ}C  (\text{Extended})$	
Package:	P = Plastic DIP MD = Dual-Flat, No Leads (DFN-S, 4x4x0.9 mm) MF = Dual-Flat, No Leads (DFN-S, 6x5 mm) SN = 8-lead Small Outline (3.90 mm)	
Pattern:	3-digit Pattern Code for QTP (blank otherwise)	<ul> <li>Note 1: F = Standard Voltage Range LF = Wide Voltage Range</li> <li>2: T = in tape and reel PLCC, and TQFP packages only.</li> </ul>

<sup>© 2007</sup> Microchip Technology Inc.



## WORLDWIDE SALES AND SERVICE

#### AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://support.microchip.com Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

**Chicago** Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

**Dallas** Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Farmington Hills, MI Tel: 248-538-2250 Fax: 248-538-2260

Kokomo Kokomo, IN Tel: 765-864-8360 Fax: 765-864-8387

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

Santa Clara Santa Clara, CA Tel: 408-961-6444 Fax: 408-961-6445

Toronto Mississauga, Ontario, Canada Tel: 905-673-0699 Fax: 905-673-6509

#### ASIA/PACIFIC

Asia Pacific Office Suites 3707-14, 37th Floor Tower 6, The Gateway Habour City, Kowloon Hong Kong Tel: 852-2401-1200 Fax: 852-2401-3431

Australia - Sydney Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

**China - Beijing** Tel: 86-10-8528-2100 Fax: 86-10-8528-2104

**China - Chengdu** Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

**China - Fuzhou** Tel: 86-591-8750-3506 Fax: 86-591-8750-3521

**China - Hong Kong SAR** Tel: 852-2401-1200 Fax: 852-2401-3431

**China - Qingdao** Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

**China - Shanghai** Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

**China - Shenyang** Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

**China - Shenzhen** Tel: 86-755-8203-2660 Fax: 86-755-8203-1760

**China - Shunde** Tel: 86-757-2839-5507 Fax: 86-757-2839-5571

**China - Wuhan** Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

**China - Xian** Tel: 86-29-8833-7250 Fax: 86-29-8833-7256

#### ASIA/PACIFIC

India - Bangalore Tel: 91-80-4182-8400 Fax: 91-80-4182-8422

**India - New Delhi** Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune Tel: 91-20-2566-1512 Fax: 91-20-2566-1513

**Japan - Yokohama** Tel: 81-45-471- 6166 Fax: 81-45-471-6122

**Korea - Gumi** Tel: 82-54-473-4301 Fax: 82-54-473-4302

Korea - Seoul Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

**Malaysia - Penang** Tel: 60-4-646-8870 Fax: 60-4-646-5086

Philippines - Manila Tel: 63-2-634-9065

Fax: 63-2-634-9069 Singapore Tel: 65-6334-8870 Fax: 65-6334-8850

**Taiwan - Hsin Chu** Tel: 886-3-572-9526 Fax: 886-3-572-6459

**Taiwan - Kaohsiung** Tel: 886-7-536-4818 Fax: 886-7-536-4803

**Taiwan - Taipei** Tel: 886-2-2500-6610 Fax: 886-2-2508-0102

**Thailand - Bangkok** Tel: 66-2-694-1351 Fax: 66-2-694-1350

#### EUROPE

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen Tel: 45-4450-2828 Fax: 45-4485-2829

France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

**Germany - Munich** Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

**Spain - Madrid** Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

**UK - Wokingham** Tel: 44-118-921-5869 Fax: 44-118-921-5820

12/08/06