# **UM11157** KITFS85FRDMEVM evaluation board Rev. 3 – 6 December 2019

**User manual** 



#### **Important Notice**

NXP provides the enclosed product(s) under the following conditions:

This evaluation kit is intended for use of ENGINEERING DEVELOPMENT OR EVALUATION PURPOSES ONLY. It is provided as a sample IC pre-soldered to a printed circuit board to make it easier to access inputs, outputs, and supply terminals. This evaluation board may be used with any development system or other source of I/O signals by simply connecting it to the host MCU or computer board via off-the-shelf cables. This evaluation board is not a Reference Design and is not intended to represent a final design recommendation for any particular application. Final device in an application will be heavily dependent on proper printed circuit board layout and heat sinking design as well as attention to supply filtering, transient suppression, and I/O signal quality.

The goods provided may not be complete in terms of required design, marketing, and or manufacturing related protective considerations, including product safety measures typically found in the end product incorporating the goods. Due to the open construction of the product, it is the user's responsibility to take any and all appropriate precautions with regard to electrostatic discharge. In order to minimize risks associated with the customers applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards. For any safety concerns, contact NXP sales and technical support services.

Should this evaluation kit not meet the specifications indicated in the kit, it may be returned within 30 days from the date of delivery and will be replaced by a new kit.

NXP reserves the right to make changes without further notice to any products herein. NXP makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does NXP assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. Typical parameters can and do vary in different applications and actual performance may vary over time. All operating parameters, including Typical, must be validated for each customer application by customer's technical experts.

NXP does not convey any license under its patent rights nor the rights of others. NXP products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the NXP product could create a situation where personal injury or death may occur.

Should the Buyer purchase or use NXP products for any such unintended or unauthorized application, the Buyer shall indemnify and hold NXP and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges NXP was negligent regarding the design or manufacture of the part.



# 1 Introduction

This document is the user guide for the KITFS85FRDMEVM evaluation board. This document is intended for the engineers involved in the evaluation, design, implementation, and validation of FS8500 Fail-safe system basis chip with multiple SMPS and LDO.

The scope of this document is to provide the user with information to evaluate the FS8500 Fail-safe system basis chip with multiple SMPS and LDO. This document covers connecting the hardware, installing the software and tools, configuring the environment and using the kit.

The KITFS85FRDMEVM enables development on FS84/FS85 family of devices. The kit can be connected to the FlexGUI software which allows you to play with registers, try OTP configurations, and burn the part.

It is delivered with empty OTP content in order to leave the opportunity to the user to burn the OTP configuration. The board contains a superset device (MC33FS8530AE0S), allowing tests on all the FS84/FS85 derivatives.

# 2 Finding kit resources and information on the NXP web site

NXP Semiconductors provides online resources for this evaluation board and its supported device(s) on <u>http://www.nxp.com</u>.

The information page for KITFS85FRDMEVM evaluation board is at <u>http://www.nxp.com/</u> <u>KITFS85FRDMEVM</u>. The information page provides overview information, documentation, software and tools, parametrics, ordering information and a **Getting Started** tab. The **Getting Started** tab provides quick-reference information applicable to using the KITFS85FRDMEVM evaluation board, including the downloadable assets referenced in this document.

## 2.1 Collaborate in the NXP community

The NXP community is for sharing ideas and tips, ask and answer technical questions, and receive input on just about any embedded design topic.

The NXP community is at <u>http://community.nxp.com</u>.

# 3 Getting ready

Working with the KITFS85FRDMEVM requires the kit contents, additional hardware and a Windows PC workstation with installed software.

## 3.1 Kit contents

- Assembled and tested evaluation board in an anti-static bag
- 3.0 ft USB-STD A to USB-B-mini cable
- Two connectors, terminal block plug, 2 pos., str. 3.81 mm
- Three connectors, terminal block plug, 3 pos., str. 3.81 mm
- · Jumpers mounted on board

## 3.2 Additional hardware

In addition to the kit contents, the following hardware is necessary or beneficial when working with this kit.

• Power supply with a range of 8.0 V to 40 V and a current limit set initially to 1.0 A (maximum current consumption can be up to 6.0 A)

## 3.3 Windows PC workstation

This evaluation board requires a Windows PC workstation. Meeting these minimum specifications should produce great results when working with this evaluation board.

• USB-enabled computer with Windows 7 or Windows 10

## 3.4 Software

Installing software is necessary to work with this evaluation board. All listed software is available on the evaluation board's information page at <u>http://www.nxp.com/</u> <u>KITFS85FRDMEVM</u> or from the provided link.

- FlexGUI latest version
- FS85\_FS84\_OTP\_Config.xlsm
- Java installation <a href="https://www.oracle.com/technetwork/java/javase/downloads/jre8-downloads-2133155.html">https://www.oracle.com/technetwork/java/javase/downloads/jre8-downloads-2133155.html</a>

## 4 Getting to know the hardware

The KITFS85FRDMEVM provides flexibility to play with all the features of the device and make measurements on the main part of the application. The KL25Z MCU installed on the board, combined with the FlexGUI software allows access to the registers in read and write mode. All regulators are accessible through connectors. Nonuser signal, like DC/ DC switcher node is mapped on test points. Digital signals (SPI, I2C, RSTB, etc.) are accessible through connectors. Pin WAKE1 pin has a switch to control (Ignition) them. A VBAT switch is available to power On or Off the device.

This board can be operated in Emulation mode or in OTP mode. In emulation mode, as long as the power is supplied, the board configuration stays valid. The OTP mode uses the fused configuration. The device can be fused three times. In OTP mode, the device always starts with the fused configuration, except if the user wants to overwrite OTP configuration using Emulation mode. This board is able to fuse the OTP without any extra tools or board.

## 4.1 Kit overview

The KITFS85FRDMEVM is a hardware evaluation tool that allows performance test. The FS85xx part soldered on the board can be fused three times (see <u>Section 7.3</u> "Programming the device with an OTP configuration").

An Emulation mode is possible to test as many configurations as needed. The voltage monitoring hardware configuration is done through resistors. Note that this configuration can be changed by selecting the appropriate bridge resistors:

- VMON1: assigned to VPRE, 4.1 V
- VMON2: assigned to EXT\_MON2 (VMON bridge for 3.3 V input)

UM11157

- VMON3: assigned to BUCK3, 2.3 V
- VMON4: assigned to EXT\_MON4 (VMON bridge for 5.0 V input)

This configuration can be changed by installing appropriate bridge resistors. This board was designed to sustain up to 6.0 A total on  $V_{PRE}$ .

Layout is done using six layer PCB stack up and by following the rules for DC-DC converter layout design. The FS84/FS85 family can be evaluated with this board as it is populated with a superset part. The FS84xx supports ASIL B design, while FS85xx supports ASIL D design.

An external LDO provides VDDI2C voltage with a choice of 1.8 V or 3.3 V (default). VDDIO is assigned by default to VDDI2C. From USB voltage, an external DC-DC generates the OTP programming voltage (8.0 V) without any need for an external power supply.

## 4.1.1 KITFS85FRDMEVM features

- VBAT power supply connectors (Jack and Phoenix)
- VPRE output capability up to 6.0 A (external MOSFET)
- VBUCK1/2 in Standalone (default) or Multiphase mode, up to 3.6 A peak
- VBUCK3 up to 3.6 A peak
- VBOOST 5.0 V or 5.74 V, up to 400 mA
- LDO1 and LDO2, from 1.1 V to 5.0 V, up to 400 mA
- · Ignition key switch
- · FS0B external safety pin
- Embedded USB connection for easy connection to software GUI (access to SPI/I2C bus, IOs, RSTB, FS0B, INTB, Debug, MUX\_OUT, regulators)
- · LEDs that indicate signal or regulator status
- Support OTP fuse capabilities
- USB connection for register access, OTP emulation, and programming

## 4.1.2 VMON configuration

The VMONx configuration is highly dependent on the use case. This kit is delivered with a default configuration shown in bold in <u>Table 1</u>. However, the user can assign VMONx differently to address the use case. As an example, VMON1 could be reassigned from VPRE to LDO1 with a wire connected between LDO1 and EXT\_MON1. In this case, the user has to define the right value for R240 which depends on the nominal voltage. As a consequence, the *Resistor to set column* in <u>Table 1</u>, indicates that R11 and R227 resistors have to be removed.

Table 1 defines how to connect VMONx.

#### Table 1. VMONx voltage assignment

The default configuration on the board is indicated in bold.

VMONx inputs	Assignment	Alternate	Nominal voltage	Resistor to set	Resistor value
VMON1	VPRE	-	4.1 V	R11	90.9 kΩ
		VMON_08V	0.8 V	R227	0 Ω
		EXT_MON1	User	R240	User
VMON2	VMON_08V	-	0.8 V	R228	0 Ω
		EXT_MON2	3.3 V	R7	68.1 kΩ

## **NXP Semiconductors**

# UM11157

## KITFS85FRDMEVM evaluation board


VMONx inputs	Assignment	Alternate	Nominal voltage	Resistor to set	Resistor value
VMON3	BUCK3	-	2.3 V	R38	41.2 kΩ
		VMON_08V	0.8 V	R229	0 Ω
		EXT_MON3	User	R241	User
VMON4	VMON_08V		0.8 V	R230	0 Ω
		EXT_MON4	5.0 V	R40	115 kΩ

VMON\_08V is a fixed voltage at 0.8 V which allows to force the right voltage on VMONx. EXT\_MONx are available from J16 to feed the desired voltage on VMONx (external). In this case, the resistor value from the upper side of the bridge must be defined.

The resistor location is given in *Resistor to set* column in <u>Table 1</u>. *Nominal voltage* column gives the voltage for which VMONx bridge is defined on the board. The bridge low-side resistor is 22.1 k $\Omega$  for each VMON.

## 4.1.3 VPRE compensation network

This board is delivered with a VPRE compensation network defined for VPRE 4.1 V at 450 kHz. All other VPRE configurations require a new calculation for these components.



#### Figure 2. VPRE compensation network


#### Table 2. Compensation network

Components	VPRE 450 kHz	VPRE 2.2 MHz
C4	6.8 nF	1.5 nF
C5	150 pF	22 pF
R3	3.57 kΩ	16.9 kΩ
LPRE	4.7 μH or <b>6.8 μH</b>	<b>1.5 μH</b> , 2.2 μH, or 4.7 μH

## 4.1.4 BUCK1 and BUCK2 multiphase configuration

The board is designed to work independently with BUCK1 and BUCK2. Due to R5 and R34, it is possible to connect both connectors together and work in multiphase.


## **KITFS85FRDMEVM** evaluation board



## 4.1.5 SPI/I2C

The SPI and I2C buses are connected to KL25Z MCU. The user can use either one or the other. The choice can be done at start of the FlexGUI or at any time after launch (see Section 8 "Using FlexGUI").


This kit uses a KL25Z MCU to communicate with FlexGUI. It is also possible to connect the SPI to another MCU. In this case, remove R13, R41, R42, and R43 to disconnect the KL25Z MCU (see Figure 4) and connect the external MCU on J15 connector as shown in Figure 5. The external MCU can be connected on J15 connector as shown in Figure 5. In addition to this change, be sure that VDDIO voltage domain is the same on MCU side and SBC side.



## 4.1.6 VDDI2C

An external LDO is provided to feed VDDI2C. This LDO can also be used to feed VDDIO, which is the default implementation.

The I2C is compatible with 1.8 V or 3.3 V, while VDDIO is compatible with 3.3 V and 5.0 V. For this reason, the LDO default configuration is 3.3 V. The LDO is supplied by 5.0 V coming from the USB.




## 4.1.7 FIN external oscillator

In order to ease the FIN evaluation, a standalone oscillator is installed on the board. It supplies either 425 kHz or 2.4 MHz to the FIN input. The configuration is shown in Figure 8.

UM11157 User manual

## KITFS85FRDMEVM evaluation board



## 4.2 Device OTP user configuration

It is recommended to learn about OTP before operating with the device. The device has a high level of flexibility due to parameter configuration available in the OTP. This impacts the functionality of the device. It is key to understand how OTP parameters can be programmed, the interaction with mirror registers and the FS85 SoC.

The OTP-related operations can be performed either in Emulation mode, where the product uses a given configuration as long as power supply is not switched Off or from OTP fuse content that is valid even after a power down/power up sequence.


## 4.2.1 OTP and mirrors registers

There are two OTP blocks in the device. One is for the main section, and the other for the fail-safe. During configuration, each of them are using dedicated sectors. The OTP configuration scheme is shown in Figure 9 (same implementation for main and fail-safe).

The device can be fused three times using mirror registers. The user can first load the mirror register content with the desired contents, then decide either to use the device in Emulation mode or to burn the next sector. The first sector to be burned is S1, the second S1bis, and the third S1ter. FlexGUI automatically manages the next sector to be burned. It is not possible to revert to the previous sector. When the user reaches the sector S1ter, there no other possibility for burn, however emulation mode is still available.

**Note:** When device is operating in Emulation mode using configuration from mirror registers, few parameters must be overwritten by SPI/I2C. This concerns regulator TSD behaviors; VPRE slew rate high-side and low-side VBOOST slew rate. See <u>Section 8.4.10 "TestMode:Mirrors\_Main and TestMode:Mirrors\_Failsafe"</u> for additional details.

## KITFS85FRDMEVM evaluation board



#### Figure 9. OTP configuration

At boot, the content of the valid sector is loaded into the Mirror Register Sector 1. The mirror register content is accessible from FlexGUI by using specific SPI/I2C commands. The mirror configuration is managed by the FlexGUI, which eases the access.

## 4.2.2 OTP hardware implementation


To work in OTP emulation or OTP programming, it is required to start the device in Debug mode.

<u>Figure 10</u> shows the sequence to be followed to enter in Debug mode. The voltage sequence on the kit is done using switches installed on the board, while the OTP registers configuration is managed by the FlexGUI GUI. This is described in detail in the following sections.

	V <sub>DBG</sub>		
DBG			
	> V <sub>SUP_UVH</sub>		
VSUP1/2			
	> WAKE12 <sub>VIH</sub>		
WAKE1			
SPI/I2C	SPI/I2C OTP pgm	]	SPI/I2C
REGx	OFF	PWR UP	ON
			 aaa-031966
ure 10. Debug mo	de entry		

Figure 11 shows the hardware kit implementation.


## KITFS85FRDMEVM evaluation board



## 4.3 Kit featured components

Figure 12 identifies important components on the board and <u>Table 3</u> provides additional details on these components.

## KITFS85FRDMEVM evaluation board



#### Table 3. Evaluation board component descriptions

Number	Description	
1	VBAT Jack connector	
2	<ul> <li>VBAT three position switch</li> <li>Left position: board supplied by Jack connector</li> <li>Middle position: board not supplied</li> <li>Right position: board supplied by Phoenix connector</li> </ul>	
3	VBAT Phoenix connector	
4	LDO1/LDO2 power supply	
5	VPRE power supply	
6	BUCK1/BUCK2 power supply	
7	USB connector (for FlexGUI control)	

UM11157 User manual

Number	Description	
8	Debug connectivity. Access to: • VSUP, GND • FOUT/FIN • PGOOD/RSTB/FS0B • FCCUx • WAKE2 • PSYNC, ERRMON, AMUX • VMONx	
9	Programming <ul> <li>SPI bus</li> <li>I2C bus</li> <li>Debug pin</li> <li>VPRE, VSUP, GND</li> </ul>	
10	WAKE1 switch	
11	OTP burning voltage switch	
12	VBOOST and BUCK3 power supply	
13	Debug voltage source either from USB (recommended) or from VSUP	
14	FIN frequency selection	

## 4.3.1 FS8500/FS8400: Fail-safe system basis chip with multiple SMPS and LDO

## 4.3.1.1 General description

This device family is part of a global platform FS84 (fit for ASIL B) and FS85 (fit for ASIL D), pin to pin and software compatible. The FS85/FS84 is an automotive functionally safe multi-output power supply integrated circuit, with focus on Radar, Vision, ADAS domain controller, Radio and Infotainment applications. It includes multiple switch mode and linear voltage regulators. It offers external frequency synchronization input and output, for optimized system EMC performance.

The FS85/FS84 includes enhanced safety features, with fail-safe output, becoming a full part of a safety-oriented system partitioning, covering both ASIL B and ASIL D safety integrity level. It is developed in compliance with ISO 26262 standard. Several device versions are available, offering choice in number of output rails, output voltage setting, operating frequency and power up sequencing, to address multiple applications.

## 4.3.1.2 Features


- 60 V DC maximum input voltage for 12 V and 24 V applications
- VPRE synchronous buck controller with external MOSFETs. Configurable output voltage, switching frequency, and current capability up to 10 A peak.
- Low voltage integrated synchronous BUCK1 converter, dedicated to MCU core supply with SVS capability. Configurable output voltage and current capability up to 3.6 A peak.
- **Based on part number:** low voltage integrated synchronous BUCK2 converter. Configurable output voltage and current capability up to 3.6 A peak. Multi-phase capability with BUCK1 to extend the current capability up to 7.2 A peak on a single rail. Static voltage scaling capability.
- **Based on part number**: low voltage integrated synchronous BUCK3 converter. Configurable output voltage and current capability up to 2.5 A typical peak.

## KITFS85FRDMEVM evaluation board

- BOOST converter with integrated low-side switch. Configurable output voltage and max input current up to 1.5 A peak.
- EMC optimization techniques including SMPS frequency synchronization, spread spectrum, slew rate control, manual frequency tuning
- 2x linear voltage regulators for MCU IOs and ADC supply, external physical layer. Configurable output voltage and current capability up to 400 mA DC.
- Standby OFF mode with very low sleep current (10 µA typ)
- 2x input pins for wake-up detection and battery voltage sensing
- Device control via 32 bits SPI or I2C interface with CRC
- Power synchronization pin to operate 2x FS85 devices or FS85 plus an external PMIC
- Scalable portfolio from ASIL B to ASIL D with independent monitoring circuitry, dedicated interface for MCU monitoring, simple and challenger watchdog function, power good, reset and interrupt, built-in self-test, fail-safe output
- Configuration by OTP programming. Prototype enablement to support custom setting during project development in engineering mode.

## 4.3.2 Indicators

The following LEDs are provided as visual output devices for the evaluation board:



#### Figure 13. Evaluation board indicator locations

#### Table 4. Evaluation board indicator descriptions

Label	Name	Color	Description
D1	VBAT	Green	VBAT On
D2	LDO1	Green	LDO1 On
D3	LDO2	Green	LDO2 On

UM11157 User manual © NXP B.V. 2019. All rights reserved

## KITFS85FRDMEVM evaluation board

Label	Name	Color	Description
D4	BUCK1	Green	BUCK1 On
D6	BUCK2	Green	BUCK2 On
D7	BUCK3	Green	BUCK3 On
D8	VBOOST	Green	VBOOST On
D9	VPRE	Green	VPRE On
D12	DBG > 8.0 V	Blue	DBG pin voltage > 8.0 V (OTP programming)
D13	RSTB	Red	RSTB asserted (logic level = 0)
D14	INTB	Red	INTB asserted (logic level = 0)
D15	FS0B	Red	FS0B asserted (logic level = 0)
D16	P3V3_KL25	Green	P3V3_KL25 On

## 4.3.3 Connectors

Figure 14 shows the location of connectors on the board.




Figure 14. Evaluation board connector locations

## 4.3.3.1 VBAT connector (J1)

VBAT connects to the board through Phoenix connector (J1).

#### Table 5. V<sub>BAT</sub> Phoenix connector (J1)

Schematic label	Signal name	Description
J1-1	VBAT	Battery voltage supply input
J1-2	GND	Ground

© NXP B.V. 2019. All rights reserved.

## 4.3.3.2 Output power supply connectors

#### Table 6. BUCK1/BUCK2 connector (J8)

Schematic label	Signal name	Description
J8-1	BUCK2	BUCK2 power supply output
J8-2	BUCK1	BUCK1 power supply output
J8-3	GND	Ground

#### Table 7. VBOOST/BUCK3 connector (J7)

Schematic label	Signal name	Description
J7-1	VBOOST	VBOOST output
J7-2	BUCK3	BUCK3 power supply output
J7-3	GND	Ground

#### Table 8. LDO1/LDO2 connector (J2)

Schematic label	Signal name	Description
J2-1	LDO1	LDO1 power supply output
J2-2	LDO2	LDO2 power supply output
J2-3	GND	Ground

#### Table 9. VPRE connector (J4)

Schematic label	Signal name	Description
J4-1	VPRE	VPRE power supply output
J4-2	GND	Ground

## 4.3.3.3 Debug connector (J16)

#### Table 10. Debug connector (J16)

Schematic label	Signal name	Description
J16-1	FOUT	Frequency synchronization output
J16-2	FIN	Frequency synchronization input
J16-3	PGOOD	Power GOOD
J16-4	VMON1_EXT	Voltage monitoring 1, from external reference
J16-5	INTB	Interrupt, active low
J16-6	VMON2_EXT	Voltage monitoring 2, from external reference
J16-7	RSTB	Reset, active low
J16-8	VMON3_EXT	Voltage monitoring 3, from external reference
J16-9	ERRMON	Error monitoring
J16-10	VMON4_EXT	Voltage monitoring 4, from external reference
J16-11	AMUX	Analog multiplexer
J16-12	FS0B_Out	Fail-safe, active low
J16-13	VDDIO_EXT	VDDIO external reference

## KITFS85FRDMEVM evaluation board

Schematic label	Signal name	Description
J16-14	PSYNC	Power synchronization
J16-15	VDDIO	VDDIO used by FS85
J16-16	WAKE2_IN	WAKE2 input
J16-17	FCCU1	Fault collector control unit 1
J16-18	VSUP	VSUP power supply
J16-19	FCCU2	Fault collector control unit 2
J16-20	GND	Ground


## 4.3.3.4 Program connector (J15)

Schematic label	Signal name	Description
J15-1	WAKE1	WAKE1 input
J15-2	MOSI	SPI master output slave input
J15-3	VDDI2C	VDDI2C voltage
J15-4	MISO	SPI master input slave output
J15-5	I2C_SDA	I2C serial data
J15-6	SCLK	SPI clock
J15-7	I2C_SCL	I2C serial clock
J15-8	CSB	SPI chip select
J15-9	n.c.	not connected
J15-10	VPRE	VPRE output
J15-11	DBG	Connected to Debug pin
J15-12	GND	Ground
J15-13	n.c.	not connected
J15-14	VSUP	Connected to VSUP pin
J15-15	GND	Ground
J15-16	GND	Ground

## 4.3.4 Test points

The following test points provide access to various signals to and from the board.

## KITFS85FRDMEVM evaluation board




## Figure 15. Evaluation board test points

## Table 12. Evaluation board test point descriptions

Test point name	Signal name	Description
TP1	LDO2	LDO2 regulator output
TP2	LDO1	LDO1 regulator output
TP3	VPRE	VPRE DC/DC regulator output
TP4	GND	Ground
TP6	VBOOST	VBOOS DC/DC output
TP8	BUCK1	BUCK1 DC/DC regulator output
TP9	BUCK3	BUCK3 DC/DC regulator output
TP10	INTB	Interruption signal, active low
TP11	RSTB	Reset signal, active low
TP14	BUCK2	BUCK2 DC/DC regulator output
TP15	FS0B	Fail-safe output, active low
TP18	GND	Ground
TP24	PGOOD	Power GOOD output, active low

# UM11157 KITFS85FRDMEVM evaluation board

## 4.3.5 Jumpers




#### Figure 16. Evaluation board jumper locations

#### Table 13. Evaluation board jumper descriptions

Name	Function	Pin number	Jumper/pin function
J9	VBAT shunt	1-2	DBG voltage produced from VBAT
J9 VDAT Shuht	2-3	DBG voltage produced from USB 5.0 V	
J11	FIN clock	1-2	FIN set to 2.0 MHz
511	selection	2-3	FIN set to 425 kHz

KITFS85FRDMEVM evaluation board

## 4.3.6 Switches



#### Figure 17. Switch locations

#### Table 14. SW1

Position	Function	Description
LEFT	OTP programming Off	OTP burning not possible
RIGHT	OTP programming On	8.0 V on DBG pin allows OTP burning (blue LED turns On to indicate this state)

#### Table 15. SW2

Position	Function	Description
OPEN	WAKE1 open	Wake1 pin not connected to $V_{SUP}$
CLOSED	WAKE1 closed	Wake1 pin connected to $V_{\mbox{SUP}}$

## Table 16. SW3

Position	Function	Description
LEFT	VBAT On	VBAT from J17
MIDDLE	VBAT Off	Board not supplied
RIGHT	VBAT On	VBAT from J1

UM11157 User manual

## 4.4 Schematic, board layout and bill of materials

The schematic, board layout and bill of materials for the KITFS85FRDMEVM evaluation board are available at <u>http://www.nxp.com/KITFS85FRDMEVM</u>.

## 5 Installing and configuring software and tools

This development kit uses FlexGUI software. FlexGUI software is based on Java JRE.

Preparing the Windows PC workstation consists of three steps.

- 1. Install the appropriate Java SE Runtime Environment (JRE).
- 2. Install Windows 7 FlexGUI driver.
- 3. Install FlexGUI software package.

## 5.1 Installing the Java JRE

- 1. Download Java JRE (Java SE Runtime Environment), available at <u>http://www.oracle.com/technetwork/java/javase/downloads/jre8-downloads-2133155.html</u> (8u162 or newer).
- 2. Open the installer and follow the installation instructions.
- 3. Following the successful installation, restart the computer.

## 5.2 Installing Windows 7 FlexGUI driver


On Windows 7 PCs, a virtual COM port installation is required. Install the Windows 7 FlexGUI driver using the following procedure.

**Note:** On Windows 10, it is not necessary to install virtual com port as Windows 10 uses a generic COM port driver.

- 1. Connect the kit to the computer as described in <u>Section 6 "Configuring the hardware</u> <u>for startup"</u>
- 2. On the Windows PC, open the Device Manager.
- 3. In the **Device Manager** window, right-click on **SECON FLEX GUI SLAVE**, and then select **Properties**.

UM11157 User manual

**KITFS85FRDMEVM** evaluation board



aaa-031982

4. In the SECON FLEX GUI SLAVE Properties window, click Update Driver.


## KITFS85FRDMEVM evaluation board

SECON FLE	X GUI SLAVE Prope	erties	x
General	Driver Details		
	SECON FLEX GUI SLAVE		
	Device type:	Other devices	
	Manufacturer:	Unknown	
	Location:	Port_#0002.Hub_#0002	
The o	e is no driver selecte	e are not installed. (Code 28) ed for the device information set or element. vice, click Update Driver.	•
		Update Driver	
		Close	ncel
			aaa-031983

5. in the Update Software Driver window, select Browse my computer for driver software.

lo	w do you want to search for driver software?	
•	Search automatically for updated driver software Windows will search your computer and the Internet for the latest driver software for your device, unless you've disabled this feature in your device installation settings.	
•	Browse my computer for driver software Locate and install driver software manually.	

- × G ID Update Driver Software - SECON FLEX GUI SLAVE Browse for driver software on your computer
- 6. Select Let me pick from a list of device drivers on my computer, and then click Next.



7. Select Ports (COM & LPT) from the list, and then click Next.

Select your devi	ce's type from	the list below.		
Common hardware ty	/pes:			
Network Client				<b>~</b>
- Network Protoco	I			
Retwork Service				
Non-Plug and Pla	ay Drivers			
PCMCIA adapters	5			
Portable Devices				
Ports (COM & LP	T)			
🖶 Printers				
Processors			:	=
⊆ Proximity Device	s		_	
📱 SBP2 IEEE 1394 D	Devices			
SD host adapters	;			
Security Devices				-

8. Click Have Disk.

## KITFS85FRDMEVM evaluation board

	and the for the last	Reporter .		×
$\bigcirc$	Update Driver Software - SECON F	LEX GUI SLAVE		
	Select the manufacturer and	vant to install for this hardware I model of your hardware device and the you want to install, click Have Disk.		If you have a
	Manufacturer (Standard port types) Brother Compaq GSM Radio Card Reference of the second seco	Model Communications Port ECP Printer Port Multiport Communications Port Printer Port	Ha	ave Disk
			Next	Cancel

aaa-031987


9. Click Browse.

Update Driver Software - SECON FLEX GUI SLAVE	X
Select the device driver you want to install for this hardware.	
Select the manufacturer and model of your bardware device and then click Ne Install From Disk	xt If you
Insert the manufacturer's installation disk, and then make sure that the correct drive is selected below. Cancel	
A Copy manufacturer's files from:	
This driver is digitally signed. Have E Tell me why driver signing is important	)isk
Next	Cancel
	aaa-031988

10.In the Locate File window, locate and select fsl\_ucwxp, and then click Open.

UM11157

## KITFS85FRDMEVM evaluation board




11.In the Install from Disk window, click OK.

Install From	n Disk	×
<b>P</b>	Insert the manufacturer's installation disk, and then make sure that the correct drive is selected below.	OK Cancel
	Copy manufacturer's files from: C:\Users\B59702\Desktop	Browse
		aaa-03199


12.If prompted, in the **Windows Security** window, click **Select this driver software anyway**.

## KITFS85FRDMEVM evaluation board



aaa-031991

13.Close the window when the installation is complete.



14.In the **Virtual Com Port Properties** window, verify that the device is working properly, and then click **Close**.


# KITFS85FRDMEVM evaluation board

Virtual Co	om Port (COM47) Pr	operties	×
General	Driver Details		
	Virtual Com Port (	COM47)	
	Device type:	Other devices	
	Manufacturer:	NXP	
	Location:	Port_#0002.Hub_#0002	
	ce status s device is working pr	roperty	
		openy.	
			~
		Close	Cancel

aaa-031993

The Virtual Com Port appears in the Device Manager window.

KITFS85FRDMEVM evaluation board



aaa-031994

## 5.3 Installing FlexGUI software package

The FlexGUI software installation requires only extracting the zip file in a desired location.

- 1. If necessary, install the Java JRE and Windows 7 FlexGUI driver.
- 2. Download the latest FlexGUI (32-bit or 64-bit) version, available at <a href="http://www.nxp.com/KITFS85FRDMEVM">http://www.nxp.com/KITFS85FRDMEVM</a>.
- Extract all the files to a desired location on your PC.
   FlexGUI is started by running the batch file, \bin\flexgui-app-fs85.bat.

© NXP B.V. 2019. All rights reserved.

KITFS85FRDMEVM evaluation board

# POWER SUPPLY Supply<

# 6 Configuring the hardware for startup

Figure 18 presents a typical hardware configuration incorporating the development board, power supply, and Windows PC workstation.

To configure the hardware and workstation as illustrated in <u>Figure 18</u>, complete the following procedure:

1. Install jumpers for the configuration.

Table 17. Jur	Fable 17. Jumper configuration						
Jumper	Configuration						
J9	connect 1-2 (connect 5.0 V on DBG pin from the USB)						

2. Configure switches for the configuration.

 Table 18. Switch configuration

Switch	Configuration
SW3	middle position (VBAT off)
SW1	open (OTP programming Off)
SW2	open (WAKE1)

- Connect the Windows PC USB port to the KITFS85FRDMEVM development board using the provided USB 2.0 cable.
   Set the DC power supply to 12 V and current limit to 1.0 A. With power turned off, attach the DC power supply positive and negative output to KITFS85FRDMEVM VBAT Phoenix connector (J1).
- 4. Turn on the power supply.
- 5. Close SW2.

**Note:** At this step, the product is in debug mode and all regulators are turned Off. The user can then power up with OTP configuration or configure the mirror registers before power up. Power up is effective as soon as J9 jumper is removed.

# 7 Using the KITFS85FRDMEVM evaluation board

This section summarizes the overall setup. Detailed description is provided in the following sections.

Before starting the process, choose the mode you want to run the device.

- In Normal mode, the configuration comes from OTP fuses.
- In Debug mode, you can either use the current configuration from OTP fuse, if any, or use the OTP emulation mode to write in the mirror register.

The Normal mode or Debug mode is defined at startup depending on the DBG pin level.

- Normal mode is set by tying DBG to ground.
- Debug mode is set by setting DBG voltage to 5.0 V.

In OTP emulation, you can overwrite the mirror registers from a given OTP fuse configuration. See <u>Section 4.2.1 "OTP and mirrors registers"</u> and <u>Section 8.3 "Working with the Script editor"</u> to define your configuration.

In OTP fuse configuration, use the configuration fused in the OTP. So, if a valid OTP fuse configuration exists, then it is copied to the mirror registers at startup.

## 7.1 Generating the OTP configuration file

Define and generate your OTP configuration using the excel file *FS85\_FS84\_OTP\_Config.xlsm*. This file allows configuring the device for parameters controlled by the main state machine and the fail-safe state machine.

To generate the script:

1. Fill data in the OTP\_conf\_main\_reg sheet.

User manual

UM11157

## KITFS85FRDMEVM evaluation board

						OTP_REGISTERS					
egister Name		BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BITO	Data_Bin	Data_
TP_CFG_VPRE_	14						EV[5:0]				
		0	0				0 - 5.0V			00100000	8120
IP_CFG_VPRE_:	15		-				SC[5:0]				
		0	0				70mVłµs			00000111	0z0
TP_CFG_VPRE_3	16	VPREI			OFF[1:0]		SRLS[10]		RHS[1:0]		
		10 - 120mV			40ns	11 - PU/P	D/900mA		PD/130mA	10101100	0zA
P_CFG_BOOST_	17			VPRE_MODE	Reserved		VBST				
		0	0	0 - Force PWM	0		1101 - 1	5.74V		00001101	820
P_CFG_BOOST_	18	BOOSTEN		ONTIME[1:0]			VBSTSC[4:0]				
		1 - Enabled		) - 60ns			01100 - 125mV/µs			10001100	0x8
P_CFG_BOOST	19	VBSTRC			OMP[1:0]		LIM[10]		'SR[1:0]		
		00 - 750	)kohms	00 - 1	25pF		-2A	11 - 51	)0V/μs	00000111	Ozt
P_CFG_BUCK1_	1A					VBIV[7:0] 001000 - 1.25V				10001000	0 x 0 x 0 x 0 x 0 x 0 x 0 x 0 x 0 x 0 x
P CFG BUCKI	1B		otp SPARE0[2	0		OPT[1:0]	VBISVI	IMM 101	VB12MULTIPH	10001000	023
F_CFG_BOCKI	10			.0	VEIIND	14H	11-4	Elimiticoj Bo	0 - Disabled	00000110	0-1
P CFG BUCK2	1C		000			VB2V[7:0]	1		- Distance	00000110	
	~~					0110001 - 1.8V				10110001	0x
P CFG BUCK2	1D		VB2IN	IDOPT(1:0)	BUCK2EN		(ILIMI16)	VB3 CTRL RC	VB3 CTRL GM	10110001	
		0	0	0 - 1µH	1 - Enabled	11-	4.5A	0 - Default	0 - Default	00011100	Ûz
P_CFG_BUCK3_	1E	BUCK3EN		IDOPT[1:0]			VB3V[4:0]				
		1 - Enabled		0 - 1µH			10101 - 3.3V			10010101	Ûz
CFG_BUCK3_	1F		VB2GMCOMP[2	2:0]		VB1GMCOMP[2:0]			VB3SVILIM[1:0]		
			100 - 65 GM			100 - 65 GM			4.5A	10010011	0x
TP_CFG_LDO	20	LD02ILIM		LD02V[2:0]		LDO1LIM		LDO1V[2:0]			
		0 - 400mA		111 - 5.0V		1 - 150mA		111 - 5.0V		01111111	0x
TP_CFG_SEQ_1	21				VB2S[2:0]			VB1S[2:0]			
		0	0	000 - F	legulator Start and Stop i	n Slot 0	000 - R	egulator Start and Stop i	n Slot 0	00000000	Oz
TP_CFG_SEQ_2	22				LD02S[2:0]			LD01S[2:0]			-
TP CFG SEQ 3	23	DVS BU	0		or does not Start (Enable JCK3[1:0]	d by SPI/I2C) Tslot	000 · R	egulator Start and Stop i VB3SI2:01	n Slot 0	00111000	Uz
TP_UPG_SEQ_3	23		UKIZ[I:0] ImV/µs	DVS_BC	luka[k0] Im∀/µs	0 - 250a.s	000 5	egulator Start and Stop i	- 01-1-0	00000000	0
P CFG CLOCK	24	-		00 - 10.4	VPRE ph[2:0]	0.20005	00011	CLK DIV2[2:0]	11 510( 0	00000000	04
F_CFG_CLOCK	24	0	0		000 - delay 0		100	- divide by 44 - CLK2= 455	1/LI-	00000100	0-
P CFG CLOCK	25				BUCK1 ph[2:0]		100	VBST ph[2:0]	ALT 2	00000100	02
CFG_CLOCK_	25	0	0		110 - delau 6			000 - delau 0		00110000	0-
CFG CLOCK	26		0		BUCK3_ph[2:0]			BUCK2 ph[2:0]		00110000	UZ.
CFG_CLOCK	20	0	0		011 - delau 3			000 - delau 0		00011000	0
P CFG CLOCK	27	BUCK3 clk sel	BUCK2 clk sel	BUCK1_clk_sel	VBST_clk_sel	VPRE_clk_sel	PLL sel		DIV1[1:0]	00011000	01
UFG_ULUUK	- 21	0 - CLK1	0 · CLK1	0 · CLK1	0 - CLK1	1-CLK2	0 - Disabled		- CLK1=2.22MHz	00001010	0-1
TP_CFG_SM_1	28	U-CLKI	0.CLKI	0+CERT	0-CLKI		tsd[5:0]	10 - divide by a	- GEK IFZ.22IVIPI2	00001010	01
in_unu_sivi_i	- 28	0	0	0. DOOGT Chutdaum	1-BUCK1Shutdown +		1 BUCK3 Shutdown +	0 - LDO1 Shutdown	0 - LDO2 Shutdown	00010100	-
TP CFG SM 2	29	0	otp SPARE1[2:		VPRE off dly	Autoretru infinite	Autoretry en	PSYNC CFG	PSYNC EN	00010100	UX
in_ond_om_2	- 23		000 000		1-32ms	1-Enabled	1 Enabled	0-2xFS85	0 - Disabled	00011100	0-
P CFG VSUP U	2A		000		otp SPARE2[6		I I - CI)abled	0-281585	U - Disabled VSUPCEG	00011100	UZ
r_cra_vsoP_0	6M				otp_SPARE2[6 0000000	00]			0 - 4.9V for Vpre < 4.5V	00000000	0-1
OTP CFG I2C	2B						M I2CDEV	ADDDI2.01	1 0 - 4.54 roi Vpre < 4.54	00000000	UZ
UTP_UPG_200	28		. 0	0	0		M_12CUEV 0001- Ad			00000001	0x
OTP CFG OV	2C								~	00000001	Ux
JIP_CFG_UV	20	-	-	-			V V	DDIO_REG_ASSIGN[2:	0]	00000107	0x
		0	0	0	0	0		100 - BUCK3		00000100	0x
TP_CFG_DEVID	2D					DeviceID[7:0]					<u> </u>
						00000001				00000001	0z
_M_S1_CRC_LS	2E				OTP_N	[S1_CRC_LSB[7:0]					
						ally filled in by Sidence IP				00000000	0z
_M_S1_CRC_MS	2F					S1_CRC_MSB[7:0]				00000000	
											Ozt

Figure 19. OTP\_conf\_main\_reg spreadsheet example

2. Fill data in the OTP\_conf\_failsafe\_reg sheet.






Figure 20. OTP\_conf\_failsafe\_reg spreadsheet example

3. See the **OTP\_conf\_summary** sheet to review the complete configuration (main and fail-safe).

## KITFS85FRDMEVM evaluation board



 Generate script in the OTP\_conf\_file\_generation sheet. Once the configuration is ready, the user can generate the script file. Go to OTP\_conf\_file\_generation, enter the path in the File repository, and then click Write\_OTP\_File\_GUI.



## 7.2 Working in OTP emulation mode

At startup, the device always uses the content from the mirror register. This content can come from OTP fuse or from configuration written directly in the mirror register. OTP emulation means that the user can emulate the OTP writing in the mirror register. This allows trials before burning the OTP.

## KITFS85FRDMEVM evaluation board

- 1. Configure the hardware. See Section 6 "Configuring the hardware for startup".
- 2. Launch the FlexGUI software.
- 3. Switch to Debug mode:
  - a. Place SW3 in the right direction (VBAT switched On).
  - b. Close SW2 (WAKE1).
  - While in Debug mode, all regulators are turned Off.
- 4. Load the mirror registers to work in OTP emulation mode. See <u>Section 8.3 "Working</u> with the <u>Script editor"</u>.
- 5. Unplug jumper J9 1-2 to start the device with the mirror configuration setting.
  - a. If the mirror registers are filled (with a configuration using the Script editor), that configuration is used in the emulation session.
  - b. If the mirror registers are not filled (with a configuration using the Script editor), the currently-programmed OTP fuse configuration is used, if it exists.
  - c. Otherwise, the mirror registers are not filled and the OTP fuse is not burned, and the device will not start up.

As long as initialization phase is not closed by a first good WD\_Answer, the WD does not start and regulators do not stay alive. Also, as long as Debug mode is not exited by writing FS\_STATES:[DBG\_EXIT] bit to 1, the FS0B pin cannot be released.

6. Use the FlexGUI software to evaluate the device configured. See <u>Section 8 "Using</u> <u>FlexGUI"</u>.

UM11157

# 7.2.1 Example script: Closing initialization phase, disabling FCCU monitoring, and releasing FS0B

The following script can be used to:

- Disable the WD.
- Disable the FCCU monitoring. On the hardware kit, the FCCU1 is pulled to GND and FCCU2 is pulled to VDDIO. Disabling the FCCU by SPI/I2C avoids safety issue at startup.
- Close the initialization phase.
- Exit the Debug mode.
- Release FS0B pin. This is valid only if WD is activated in OTP. Seven good consecutive WD answers are required to have the FLT\_ERR\_CNTR back to 0. This is one of the conditions to allow FS0B release.

Table 19. FS85 starting sequence example

Step	Register name	Value	Description
1	FS_WD_WINDOW	0x0200	WDW_WINDOWS[3:0] = 0x0 => Watchdog disabled
2	FS_NOT_WD_WINDOW	0xF50F	NOT of FS_WD_WINDOW
3	FS_I_SAFE_INPUTS	0x51C6	FCCU_CFG[1:0] = 0x0 => 0x1 => Monitoring by pair FCCU12_FLT_POL[0] = 1 => FCCU1 or 2 = 0 is a fault
4	FS_I_NOT_SAFE_INPUTS	0xAC18	NOT of FS_I_SAFE_INPUTS
5	FS_WD_ANSWER	0x5AB2	First good WD answer (for simple WD selection in OTP) Close the initialization phase
6	FS_STATES	0x4000	DBG_EXIT[0]=1 => Exit Debug mode
7	FS_WD_ANSWER	0x5AB2	Second good WD answer
8	FS_WD_ANSWER	0x5AB2	Third good WD answer
9	FS_WD_ANSWER	0x5AB2	Fourth good WD answer
10	FS_WD_ANSWER	0x5AB2	Fifth good WD answer
11	FS_WD_ANSWER	0x5AB2	Sixth good WD answer
12	FS_WD_ANSWER	0x5AB2	Seventh good WD answer
13	FS_RELEASE_FS0B	0xB2A5	FS0B pin released (pulled to high level)
14	MFLAG2	0x40F1	Clear flags VSUPUV7; VPREUVL, VSUPUVL, WAKE1FLG
15	FS_OVUVREG_STATUS	0x4550	Clear UV status flags

This sequence can be sent using a script built with FlexGUI. See <u>Section 8.3.2 "Script</u> <u>sequence files"</u>.

## 7.3 Programming the device with an OTP configuration

The device configuration can be changed three times (see <u>Section 4.2.1 "OTP and</u> <u>mirrors registers"</u>). The programming steps are the same as the OTP emulation mode up to step 6.

Then, the user has to burn the part with FlexGUI. See <u>Section 8.4.8 "OTP programming"</u>. Follow the instructions on the screen to proceed.

UM11157 User manual

# 8 Using FlexGUI

To follow the steps in this section, make sure that the board is connected using the appropriate hardware configuration (see <u>Section 7.2 "Working in OTP emulation mode"</u>).

Note: It is recommended to use the latest version of FlexGUI.

## 8.1 Starting the FlexGUI application

After FlexGUI is launched with the *flexgui-app.bat* file, the FlexGUI launcher displays available kits.

Communication bus, SPI, or I2C can be selected at this level. It is also possible to switch from one to the other using the communication tab from the main panel (see <u>Section 8.2</u> "Establishing the connection between FlexGUI and the hardware").

NP FlexGUI Laun	cher		_		×
Select a kit, or	n boar <mark>d</mark> device(s), targ	et MCU ar	nd USB in	terfac	e.
Kit and Device	(s)				
▼ FS85 KITs					
▼ FS85					
▼ ✓ F	S8530				
	BO				
$\checkmark$	C0				
A kit for FS85 a	and FS84 evaluation.				
✓ Advanced S	SPI or I <sup>2</sup> C bus	selection			
Feature Set	debug-spi 👻	🖌 Adius	t loaded ta	abs. etc.	
Target MCU	KL25Z (embedd		k your HW		
USB Interface	usb_cdc 💌		k used firm		
<ul> <li>Application</li> </ul>	Mode				
Password	provide secret	keywo	Eleva	ite	
	ges BASIC			_	
Launch Privileg					
	nfiguration and do not as	k again			
		k again	ОК	Can	cel
		k again	ОК		cel

UM11157

© NXP B.V. 2019. All rights reserved.

When the configuration is selected, click **OK**.

## 8.2 Establishing the connection between FlexGUI and the hardware

The board must be connected to the USB before establishing a connection.

- Click **Search** to detect the COM port of the board.
- Click **Start** to enable the connection.

INFO - 500 - 10 - FS85-FS8530.C0 Script edit:												
Fiber messages ISBN TM STATUS1.0x1FJ R: 0x022E	gulators Measuremen	nts Interrupt Flag	s INIT Safety Dia	ag Safety OTP_prog	TestMode:Sequence	er TestMode:Mirrors	Main TestMode:Mi	rrors_FailSafe				
260> F585 [F5_STATES:0x16] R: 0xA006 Tree View  Flat V	New Registers Per Pa	ige 6 🔶 8	Bit Buttons Per Line	8 🗘 🗍 Sort	By Address 🖌 Uni	form Buttons 🗸 Sho	w Bit Position					
261> FS85 [M_TM_STATUS1.0x1F] R: 0x022E functional			1.									
162> FS85 [FS_STATES.0x16] R: 0x4006 safety		Vrite Read C	opy Reset									
63> FS85 [M_TM_STATUS1.0x1F] R: 0x022E Write_INIT_Safety					RESERVED	RESERVED	RESERVED	RESERVED	ALSERVED	RESERVED	RESERVED	RESURVED
64> FS85 [FS_STATES.0x16] R: 0x4006 Start				W 0x0				SPUM,CLK	SPLMUREQ	SPUMUCRC	IQC_M_CRC	IQC_M_REQ
65x 5505 IM TH STATUS 10/10 8:0/0226		M_FLAG	0x00 🥑	0	COMLERR		VPRE.G	V80057.6	VBUCK1.6	VBUCK2.6	VBUCK3.6	VLD01.6
66× FS85 [FS_STATES.0x16] R: 0x4006 Communicati	on			R Ox0		WU,6			-			
57> F585 [M_TM_STATUS1:0x1F] R: 0x022E					VLDO2_G	ALSERVED	RESERVED	SPILMLCLK	SPUMUREQ	SPUMUCRC	I2C_M_CRC	I2C_M_REQ
68> F585 [F5_STATES:0x16] R: 0x4006												
69> FS85 [M_TM_STATUS1.0x1F] R: 0x022E Search				W 0x0		EXT_RIN_DIS	RESERVED			w20/5	W10IS	GOTOSTBY
70> FS85 [FS_STATES.0x16] R: 0x4006 COM Port		M_MODE	0x01 ⊘	0								
271> FS85 [M_TM_STATUS1:0x1F] R: 0x022E				R 0x0	RESERVED	AESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	PLL_LOCK_RT
172> FS85 [FS_STATES:0x16] R: 0x4006					EXT_FIN_SEL_RT	RESERVED	MAIN_NORMAL	RESERVED	RESERVED	W2DIS	WIDIS	RESERVED
73> F585 [M_TM_STATUS1:0x1F] R: 0x022E					VPRE_PD_DIS	VPDIS	BOOSTONS	8UCK1DIS	BUCK2DIS	BUCKBOIS	1001015	LDOZDIS
274> FS85 [FS_STATES.0x16] R: 0x4006 275> FS85 [M_TM_STATUS1.0x1F] R: 0x40226			W 0x0	W 0x0								
76> FS85 IFS STATES 0x161 R: 0x4006 User mode o	r Test	M REG CTRL1	0x02	0	RESERVED	VPEN	BOOSTEN	BUCKTEN	BUCKZEN	BUCKIEN	LDO1EN	LDOZEN
		ingite get inter	R 0.0	0 00	VPRE_PD_DIS	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
FS85 Pins Mode Selection	on			K 010	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
Mode					VBSTSRI1	V85758001	BOOSTTSDCFG	BUCK1TSDCFG	BUCK2TSDCFG	BUCK3TSDCFG	LDO1TSDCF6	LDO2TSDCFG
Switch Mode: test-mode - Poll				W 0x0			and the second se	and the second	Contractor of the local sector of the local se	1. Concernance of the		
		M_REG_CTRL2		0x03 Ø	RESERVED	RESERVED	RESERVED	VPRESRLS[1]	VPRESRUS[0]	RESERVED	VPRESRHS[1]	VPRESRHSjaj
Routing: SPI-routing *					V8STSR[1]	VESTERIO	BOOSTTSDCFG	8UCK1TSDCFG	BUCK2TSDCFG	BUCK3TSDCFG	LDO1TSDCFG	LDO2TSDCFG
▼ SPI or I2C S	witch			K 069	RESERVED	RESERVED	RESERVED	VPRESRLS[1]	VPRESRL5[0]	RESERVED	VPRESRHS[1]	VPRESRHS[0]
Bus SPI	witten											
Frequency (kHz): 5000				W Oxe	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
		M AMUX	0x04		RESERVED	RESERVED	RATIO	ANUQQI	AML0(3)	AMU0021	AMURTI	AMUNIO
▲ Main Status		M_MMUX			RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
Extended Status				R Ox0			RATIO	AMURSH	AMURIN	AMU2021	AMUNTI	AMUX01
VLD02_G: No event												
SPI_M_CLK: No error				w 0.0	MOD_CON#	FOUT_MUX_SEL[3]	FOUT_MUX_SEL[2]	FOUT_MUX_SEL[1]	FOUT_MUX_SEL[0]	FOUT_PHASE(2)	FOUT_PHASE[1]	POUT_PHASE[0]
SPI_M_REQ: No error		M CLOCK	0x05		FOUT_CLK_SEL	EXT_PIN_SEL	FIN_D/V	MOD_EN	CUK_TUNE(3)	CUCTUNE(2)	CUC_TUNE[1]	CUC_TUNE[0]
	Land	m_CLOCK			MOD_CONF	FOUT, MUX, SEL(3)	FOUT, MUX, SEL[2]	FOUT_MUX_SEL[1]	FOUT_MUX_SEL(0)	FOUT, PHASE[2]	FOUT,PHASE[1]	FOUT, PHASE[0]
Communica	tion			R 0x0	FOUT_CLK_SEL	ALSERVED	FIN. D.V.	MOD EN	CUK, TUNE(3)	CUC, TUNE(2)	CUC, TUNE[1]	CUK, TUNE(0)
I2C_M_CRC: No error / Status									and country	and online	and country.	and analog
I2C_M_REQ: No error							< 1 2	3 >				
KU: KL25Z (embedded State: CONNECTED Firmware: 0.13.10/0.2.0							1/8					ild: Thu Oct 03 16:01:

#### Figure 24. Main panel

<u>Figure 24</u> shows the mode selection. At first launch, the FlexGUI starts in User mode. The user can then decide to switch to Test mode using the Switch mode drop-down list followed by clicking **Apply**.

The **GUI-Device Status** field checks the connection from MCU to the device. The **ONLINE** status indicates a good connection, while **ERROR** status indicates an issue (for example,  $V_{SUP}$  is not provided to the device).

The SPI/I2C communication bus can be changed at any time using the drop-down list. This change is managed by the onboard MCU to communicate with the desired bus.

It is also possible to change the clock frequency using this panel.

Note that in the case of I2C, most of the time, the default address used by the device are 0x20 for main and 0x21 for the fail-safe.

The I2C address is managed differently in Debug and Normal mode.

- Debug mode:
  - I2C address when debug mode pin is set to 5.0 V are 0x20 for main and 0x21 for failsafe.
  - The user can change this address in the mirror register. The new address is taken into account only after debug pin is released to 0 V.
- Normal mode:
  - The address is burned in the OTP.

The user can read in which mode the device is operating. It is also possible to switch from user mode to test mode (and vice-versa).

UM11157

## KITFS85FRDMEVM evaluation board

The current mode is refreshed only when Poll button is activated. If required, this has to be done at startup (Poll button is disabled by default). See <u>Figure 25</u>.

	lode				
s	witch Mo	test	*	Poll	
				aaa-032771	
Figure 25. Disabling de	evice mode poll	ing			

To move from one mode to the other, select the mode with switch mode drop-down button. If the requested mode is not confirmed by the device (if debug pin is not set, for instance), the drop-down menu switches back to the previous mode.

## 8.3 Working with the Script editor

The register and OTP emulation can be configured with the script editor. This is particularly useful to try various OTP configurations in Emulation mode.

Filter messages	Device: FS85 +	Commands:	Results:			
42> FS85 [FS_MIRRORCMD:0x17] W: 0x0118 43> FS85 [FS_MIRRORDATA:0x18] W: 0x00	Alias: No values	//Device configuration: FS8530	//Device configuration: FS8530			
14> FS85 [FS_MIRRORCMD:0x17] W: 0x0119		//Sample marking: PC33FS8530A0ES	//Sample marking: PC33FS8530A0ES			
5> FS85 [FS_0TPCMD.0x18] W: 0x0125	<ul> <li>Digital pins</li> </ul>	//Author: NXP //Customer: NXP	//Author: NXP			
5> FS85 [FS_OTPCMD.0x18] W: 0x0124	<ul> <li>Analog pins</li> </ul>	//Date: 11/8/2018	//Customer: NXP			
7> FS85 IFS TM STATUS1:0v2A1R: 0xA0C0	<ul> <li>Registers</li> </ul>	//Time: 10:12:14 AM //Generated from FS85_OTP_Mapping file revision: Rev 1.4	//Date: 11/8/2018			
4> FS85 [M_TM_STATUS1:0x1F] R: 0x0022	▶ Mode	//Generated from FSB5_OTP_Mapping the revision: KeV 1.4 //Emulate/Program: Emulate	//Time: 10:12:14 AM			
5> FS85 [FS_STATES:0x16] R: 0x4001	<ul> <li>Generator</li> </ul>	//GUI_rev: > 0.6	//Generated from FS85_OTP_Mapping file revision: Rev	14		
6> FS85 [M_TM_STATUS1:0x1F] R: 0x0022		//TEST_MODE_ENTRY SET_MODEFS85test-mode	//Emulate/Program: Emulate			
7> FS85 [FS_STATES:0x16] R: 0x4001		//EEGIN MAIN	//SUL.rev: > 0.6			
18> FS85 [M_TM_STATUS10x1F] R: 0x0022	Command	//Verify Main Test Mode Entry (expect 0x0022)				
69> FS85 [FS_STATES:0x16] R: 0x4001	Script Editor	GET_REG: FS85: M_TestMode: M_TM_STATUS1 //CONFIGURE OTP MIRROR REGISTERS Script Text Editor	//TEST_MODE_ENTRY	Covint Deputte		
70> FS85 [M_TM_STATUS1:0x1F] R: 0x0022		SET_REG/585/M_OTP/M_MIRRORDATA/0x000F	OK: set mode = test-mode	Script Results		
11> FS85 [FS_STATES:0x16] R: 0x0001		SET_REG:FS85:M_OTP:M_MIRRORCMD:0x0114	//BEGIN MAIN			
12> FS85 [M_TM_STATUS1:0x1F] R: 0x0022	Send and Received	SET_REG/FS85/M_OTP/M_MIRRORDATA/0x0007 SET_REG/FS85/M_OTP/M_MIRRORCMD/0x0115	//Verify Main Test Mode Entry (expect 0x0022)			
73> FS85 [FS_STATES:0x16] R: 0x0002		SET_REG:FS85:M_OTP:M_MIRRORDATA.0x00EF	OK: read reg. M_TM_STATUS1 = 0x0022			
4> FS85 [M_TM_STATUS1:0x1F] R: 0x0022	Commands	SET_REG/FS85:M_OTP:M_MIRRORCMD:0x0116	//CONFIGURE OTP MIRROR REGISTERS			
75> FSII5 [FS_STATES:0x16] R: 0x4001		SET_REG/FS85/M_OTP/M_MIRRORDATA/0x000D SET_REG/FS85/M_OTP/M_MIRRORCMD/0x0117	OK: write reg. M_MIRRORDATA = 0x01			
	×	SET_REG:FS85:M_OTP:M_MIRRORDATA.0x000C	OK: write reg. M_MIRRORCMD = 0x0114			
S85 Pins		SET_REG:FS85:M_OTP:M_MIRRORCMD:0x0118	OK: write reg. M_MIRRORDATA = 0v07			
Mode		SET_REGFS85M_OTPM_MIRRORDATAdx0007 SET_REGFS85M_OTPM_MIRRORDATAdx00019 SET_REGFS85M_OTPM_MIRRORDATAdx0064	OK: write reg. M_MIRRORCMD = 0x0115			
Switch Mode: test-mode *			OK: write reg. M_MIRRORDATA = 0xef			
Current Mode: test-mode		SET_REG/FS85:M_OTPIM_MIRRORCMD.0x011A	OK: write reg. M_MIRRORCMD = 0x0116			
corrent model test-mode		SET_REG/FS85/M_OTP/M_MIRRORDATA/0x0006 SET_REG/FS85/M_OTP/M_MIRRORCMD/0x0118	OK: write reg. M_MIRRORDATA = 0x0d			
Routing: SPI-routing *		SET_REG/FS85/M_OTP/M_MIRRORDATA/0x0088	OK: write reg. M. MIRRORCMD = 0x0117			
▼ SPI1		SET_REG/FS85:M_OTP:M_MIRRORCMD:0x011C	OK: write reg. M. MIRRORDATA = 0x8c			
♥ SPTI Bus: SPT		SET_REG/FS85/M_OTP/M_MIRRORDATA.0x001C SET_REG/FS85/M_OTP/M_MIRRORC/MD:0x011D	OK: write reg. M. MIRRORCMD = 0x0118			
Frequency (kHz): 5000		SET_REG:FS85:M_OTP:M_MIRRORDATA.0x008E	OK: write reg. M. MIRRORDATA = 0x07			
mequency (knz): 5000		SET_REG/FS85/M_OTP/M_MIRRORCMD/0x011E	OK: write reg. M.MIRRORCMD = 0x0119			
➡ Main Status		SET_REG:FS85:M_OTP:M_MIRRORDATA:0x0093 SET_REG:FS85:M_OTP:M_MIRRORCMD:0x011F	OK: write reg. M_MIRRORDATA = 0x64			
COM_ERR: No failure		SET_REG:FS85:M_OTP:M_MIRRORDATA.0x0076	OK: write reg. M_MIRRORCMD = 0x011a			
WU_G: Event occurred		SET_REG/FS85/M_OTP/M_MIRRORC/MD/000120 SET_REG/FS85/M_OTP/M_MIRRORDATA.0x0030	OK: write reg. M_MIRRORDATA = 0x05			
VPRE_G: Event occurred		SET_REG/S85/M_OTP/M_MIRRORCMD/00/0121				
VBOOST_G: Event occurred		SET_REG/FS85:M_OTP:M_MIRRORDATA/0x0023	OK: write reg. M_MIRRORCMD = 0x011b			
		SET_REG/FS85.M_OTP.M_MIRRORCMD.0x0122 SET_REG/FS85.M_OTP.M_MIRRORDATA.0x0002	OK: write reg. M_MIRRORDATA = 0x88			
		SET_REG:FS85:M_OTP:M_MIRRORCMD:0x0123	OK: write reg. M_MIRRORCMD = 0x011c			
VBUCK2_G: No event		SET REG/S85:M OTP:M MIRRORDATA/0x0004	OK: write reg. M_MIRRORDATA = 0x1c			
VBUCK3_G: No event		💽 ∞ 💾 🖿 🚽 🕘 Script Execution and Management	💾 🖿 🥑 Results manage	ment		
VLDO1_G: No event	×					
	ware: 0.13.10/0.2.0		Application: SPM (fs8xx0	0.9.0 FlexGUI: 1.0.2-RFP Build: Thu Jul 04 18:47:52 CE		

The main subareas of this panel are:

- Send and receive command: displays a summary of commands sent and received from the device
- Command script editor: builds commands to be sent to the device
- Script text editor: sends a sequence of register configurations from a text file or from command edited directly in this area
- Script results: displays result status of each command sent to the device

#### 8.3.1 Script text editor

Using Script editor, you can execute any command either directly or from a file. It is also possible to save and modify a script. Using the brush symbol, it is possible to clean windows if needed.

### KITFS85FRDMEVM evaluation board

All commands have to follow a specific syntax. The Help menu describes commands available in the script editor and their syntax.

This help page describes commands available in the script editor and their format.

#### List of commands

- SET\_REG: sets value of a selected register.
- READ\_REG: reads value of a selected register.
- SET\_DPIN: sets value of a selected digital pin.
- GET\_DPIN: gets value of a selected digital pin.
- GET\_APIN: gets value of a selected analog pin. Returned value is in mV.
- PAUSE: shows a dialog with user defined message. The script is paused until the user cofirms the dialog.
- EXIT: stops execution of the script.
- SET\_MODE: sets device mode. List of modes depends on a device.

#### **Command format**

The following table describes command parameters. All paramaters are mandatory.

	lst parameter	2nd parameter	3rd parameter	4th parameter	5th parameter
SET_REG	Device	Reg. set	Reg. name / Reg. address	Reg. value	-
GET_REG	Device	Reg. set	Reg. name / Reg. address	-	-
SET_DPIN	Device	Pin name	Dig. pin value	-	-
GET_DPIN	Device	Pin name	-	-	-
GET_APIN	Device	Pin name	-	-	-
PAUSE	Message	-	-	-	-
EXIT	-	-	-	-	-

Description of command parameters mentioned in the table above:

- Device: device name (alias used in application).
- Reg. set: register set name. Register sets allows to associate registers which have similar function.
- · Reg. name: register name as defined in datasheet.
- Reg. address: register address in decimal or hexadecimal (with 0x prefix) format.
- Reg. value: register value in decimal or hexadecimal (with 0x prefix) format.
- · Pin name: name of digital or analog pin as defined in device datasheet.
- · Dig. pin value: value of digital pin. Allowed strings are 'low' and 'high'.
- Message: a message to be displayed in a dialog. It cannot contain ':' character, which is used as delimiter of parameters.
- · Mode: name of a device mode.

Figure 27 shows an example to build a command from the panel.

## KITFS85FRDMEVM evaluation board

	FS85 Script editor					
	Device: FS	\$85	•	Commands:		
	<ul> <li>Digital pins</li> </ul>			SET_REG:FS85:function	al:M_REG_CTRL1:0x0800	
	Analog pins			Comma	 and Built	
	<ul> <li>Registers</li> </ul>					
	Operation:	Write reg.	•			
	Reg. set:	functional	•			
	Reg. name/address:	M_REG_CTRL1	•			
	Reg. value:	0x0800				
	Build	Command			aaa-032336	
Figure 27. B	uild a command	1				

The value 0x0800 is sent to the register M\_REG\_CTRL1 (BUCK2DIS). The user can then send it to the device by clicking the arrow (see <u>Figure 28</u>).

	Send Script	
	aaa-032337	
Figure 28. Send scrip	t	
	Commands:	
	// This command will disable // Regulator BUCK2 SET_REG:FS85:functional:M_REG_CTRL1:0x0800	
Figure 29. Correct for	mat	
	Commands:	
	// This command will disable Regulator BUCK2 SET_REG:FS85:functional:M_REG_CTRL1:0x0800	
Figure 30. Wrong form	nat ("//" missing in second line)	

UM11157 User manual

### 8.3.2 Script sequence files

The Script editor allows the user to save script sequence files. A script sequence file is text file that contains a set of commands sent to the device in the order they are written, as shown in the following example.

```
// FS85_Release_FS0b
SET_REG:FS85:safety:FS_WD_WINDOW:0x0200
SET_REG:FS85:safety:FS_NOT_WD_WINDOW:0xF50F
SET_REG:FS85:Write_INIT_Safety:FS_I_SAFE_INPUTS:0x51C6
SET_REG:FS85:write_INIT_Safety:FS_I_NOT_SAFE_INPUTS:AC18
SET_REG:FS85:safety:FS_WD_ANSWER:0x5AB2
```

Note: Comments can be added with a // prefix.

## 8.4 Understanding the FS85 workspace


The FS85 workspace consists of several tabs, each dedicated to a specific aspect of device functionality or configuration.

- · Register map
- Clocks
- · Regulators
- Measurements
- Interrupt flags
- · INIT safety
- · Diag safety
- OTP programming
- TestMode:Sequencer
- TestMode:Mirrors\_Main and TestMode:Mirrors\_Failsafe

#### 8.4.1 Register map

All SPI/I2C registers can be accessed in write and read mode using this tab.


### KITFS85FRDMEVM evaluation board



# • **Register map**: allows access to functional register, safety register and write init register which is accessible only during initialization phase

- Read: allows you to read any register either individually or by bank
- Write: allows you to write any register either individually or by bank
- Register expansion: displays the value of each device parameter

### 8.4.2 Clocks



This tab allows:

OTP:

• Read current OTP configuration (write operation is not possible). To display the accurate data, the device must operate in Test mode.

SPI/I2C:

- · Configure the device to work with FIN input
- Select the signal to apply on FOUT pin
- Play with manual frequencies and spread spectrum

#### 8.4.3 Regulators

The regulator has two main areas:

- · Low voltage (LV) regulators configuration
- VPRE compensation network calculation

Each regulator can either be enabled or disabled by SPI/I2C. The thermal shutdown behavior can be configured to either shutdown the regulator, or shutdown the regulator and transition to deep fail-safe. The write button applies to the entire table. The VPRE compensation network calculator helps to define the value for VPRE external compensation network.


	Low Vo	ltage	Regulators			VPRE compensation network calculation		
LV	Buck1		LV Buck2			VPRE [V]		
	Disable	-	State in normal mode	Disable	-	VPRE ILIM [mV]		
Behavior in case of TSD	Regulator_Shutdown	•	Behavior in case of TSD	Regulator_Shutdown	•	Switching Frequency [KHz]		
						Rshunt [mOhm]		
LV	Buck3			LDO1		Cout [uF]		
itate in normal mode	Disable	-	State in normal mode	Disable	-	Lvpre [uH]		
Sehavior in case of TSD	Regulator_Shutdown	•	Behavior in case of TSD	Regulator_Shutdown	•	Rcomp [KOhm] N/A Ccomp [nF] N/A		
						Chf [pF] N/A		
1	LDO2			VBOOST		Current limit [A] N/A Slope compensation [mV/us] N/A		
itate in normal mode	Disable 🔹	•	State in normal mode	Disable	-	Stope compensation (invos) 10 A		
Behavior in case of TSD	Regulator_Shutdown	•	Behavior in case of TSD	Regulator_Shutdown	-			
		Wri	te			Calculate		

#### 8.4.4 Measurements

This tab enables two features:

- Read any of the AMUX signals over time
- Display regulator voltage summary

## KITFS85FRDMEVM evaluation board



## 8.4.5 Interrupt flags

This tab allows you to set or clear flags. It is also possible to mask the interruption.

	Over/under-voltage	e .			Over-temperature	
	Status Clear		Mask		Status Clear	Mask
VSUP UVH	$\checkmark$		INT_not_masked	LDO1 shutdown		INT_not_mask
VSUP UVL	$\checkmark$		INT_not_masked	LDO2 shutdown		INT_not_mask
VSUP UV7	$\checkmark$		INT_not_masked	BUCK1 shutdown		INT_not_mask
VPRE UVH	$\checkmark$		INT_not_masked	BUCK2 shutdown		INT_not_mask
VPRE UVL	$\checkmark$		INT_not_masked	BUCK3 shutdown		INT_not_mask
VPRE FB_OV			INT_not_masked	VBOOST shutdown		INT_not_maske
VBOS UVH	$\checkmark$		INT_not_masked	BOS		INT_not_maske
VBOOST UVH	$\checkmark$		INT_not_masked		Write Read Poll	
VBOOST OV			INT_not_masked			
	Write Read F	Poll				
LDO1			INT_not_masked	LDO1 ST		Mask
1001	Status Clear		Mask	LDO1 CT	Status Clear	Mask
LDO2			INT_not_masked	LDO2 ST	-	
BUCK1			INT not masked	BUCK1 ST	-	
BUCK2			INT_not_masked	BUCK2 ST	-	
			INT_not_masked	BUCK3 ST		
BUCK3			INT_not_masked	VBOOST ST		
BUCK3 VBOOST			INT_not_masked	WK1 FLG		INT_not_masks
			INT_NOL_MASKED			
VBOOST	Write Poort		INT_NOL_Masked	WK2 FLG		INT_not_maske
VBOOST	Write Read F	Poll	INT_NOL_Masked			INT_not_maske
VBOOST	Write Read F		INT_NOL_Masked	WK2 FLG		INT_not_maske
VBOOST	Write Read F		INI_NOL_Masked	WK2 FLG WK1 RT		INT_not_mask
VBOOST	Write Read F		INI_NOL_Masked	WK2 FLG WK1 RT	Write Read Poll	INT_not_mask

#### 8.4.6 INIT safety

This tab allows you to manage all registers that can be configured to close the initialization phase. The initialization phase is closed by the first good watchdog refresh before 256 ms timeout.

Fault source	Fault impact Settings	FSOB	RSTB					
		FSUB	_		Error counters limit		OV/UV Safe Read	
COREMON_OV	No_effect 👻	-		WD_ERR_LIMIT	6 -	6	VCore ABIST2	No_ABIST
/DDIO_OV	No_effect 👻			WD_RFR_LIMIT	6 -	6	VDDIO ABIST2 VMon1 ABIST2	No_ABIST No_ABIST
MON1_OV	No_effect 👻			FLT_ERR_CNT_LIMIT	6 👻	6	VMon2 ABIST2	No_ABIST
MON2_OV	No_effect 👻						VMon3 ABIST2	No_ABIST
/MON3_OV	No_effect 👻						VMon4 ABIST2	No_ABIST
/MON4_OV	No_effect 👻							
COREMON_UV	FSOB 👻				Safe Inputs		Miscellaneo	us
/DDIO_UV	FSOB 👻			FCCU pin config	FCCU1_FCCU2_pair *	FCCU1_FCCU2_pair	RSTB pulse duration 10ms	▼ 10ms
MON1_UV	FSOB 👻			FCCU12 polarity FCCU1 polarity		FCCU1_L_FCCU2_H FCCU1_L	Assert RSTB on FS0B short Disable clock monitoring	RESET_asserted Monitoring_activ
MON2_UV	FSOB 👻			FCCU2 polarity		FCCU2_L	Disable clock monitoring Disable 8S timer	Counter_enabled
MON3_UV	FSOB 👻		<b>—</b>	FCCU1 polarity impact	$\checkmark$	FSOB_RSTB		
MON4 UV	FSOB -		<b>-</b>	ERRMON polarity		Negative_edge		
CCU12	FSOB_RSTB -			ERRMON timing config	8ms 👻	8ms		
CCU1	FSOB RSTB -							
CCU2	FSOB_RSTB -				Static Voltage Scaling			
RRMON	FSOB_RSTB -			Static voltage scaling	0mV 👻	0mV		
VD_FS_IMPACT	FSOB_RSTB -							
LT_ERR_IMPACT	FSOB_RSTB -							
mpact								
No impact								
	Write Rea	d				Write Rea	d	
								aaa-0323

### 8.4.7 Diag safety

The watchdog type configured in the OTP has to be manually selected in the dropdown list to play with the watchdog features. If the user is not aware about the type of watchdog configured in the OTP, it can be found in TestMode:Mirrors\_Failsafe and Miscellaneous tabs.

## KITFS85FRDMEVM evaluation board

Register map Clocks Regulators Measurements Inter	rupt Flags INIT Safety Diag Safety OTP_prog TestMode:Sequ	uencer TestMode:Mirrors_Main TestMode:Mirrors_FailSafe
Safe IO	Diag. Safety	INTB Mask
Report PGOOD change N/V Report PGOOD change N/V Report PGOOD sense N/V External reset N/V SSTB driver N/V SSTB sense N/V SSTB request SSDB driver N/V SSDB sense N/V SSDB s	FCCU12 error     N/V       FCCU1 error     N/V       FCCU2 error     N/V       ERRMON acknowledge     ERRMON input error       ERRMON input status     N/V       WD refresh status     N/V       SPI CLK status     N/V       SPI CRC status     N/V       SPI CCR status     N/V       I2C access status     N/V	VMON4 OV/UV int. enable     N/V       VMON3 OV/UV int. enable     N/V       VMON2 OV/UV int. enable     N/V       VMON1 OV/UV int. enable     N/V       VDDID OV/UV int. enable     N/V       VDDID OV/UV int. enable     N/V       VDD OV/UV int. enable     N/V       VD refresh int. enable     N/V       ERMON int. enable     N/V       FCCU2 int. enable     N/V       FCCU1 int. enable     N/V
Goto INIT fail-safe Write Read	Write Read	Write Read
Watchdog management	OV/UV status	Flags and Status
Watchdog Type     Simple_WD     ▼       Good watchdog refresh     WD ANSWER Good       Bad watchdog refresh     WD ANSWER Bad       FS0B release     FSRELEASE_FS0B Command       FS0B release script     FS0B release script       WD_RFR_CNT     FS0B release script       WD_RFR_CNT     Disable ▼       WDW_DC (Duty Cycle)     31.25 ▼       WDW_RECC VERY     Disable ▼       Witte     Read	VCOREMON OV         N/V           VCOREMON UV         N/V           VDDIO OV         N/V           VDDIO UV         N/V           VMON4 OV         N/V           VMON4 OV         N/V           VMON4 OV         N/V           VMON4 OV         N/V           VMON2 OV         N/V           VMON2 OV         N/V           VMON2 UV         N/V           VMON1 OV         N/V           VMON1 UV         N/V           VMON1 UV         N/V           VMON1 V         N/V           Write         Read	Communication error N/V WD refresh error N/V IO error N/V Voltage monitoring error N/V ABIST1 status N/V ABIST2 status N/V LBIST2 status N/V LEIST_OK status N/V Test Mode Activation Status N/V Leave debug mode N/V OTP bit corruption N/V INIT register corruption N/V Fail-safe machine state N/V Write Read
	figuration	
Figure 37. Diag safety		aaa-0323


The FS\_Release\_FS0B command calculates and sends the right secure16-bit word to release FS0B.

A simplified way to release FS0B after power up is to, first, select the right type of watchdog configured in the OTP, then, hit FS0B Release script button. This sends the right sequence to close the initialization sequence, sets the error counter back to 0, then releases FS0B.

UM11157 User manual

## 8.4.8 **OTP** programming

This tab allows you to burn the OTP using a script generated by the excel file OTP configuration (see <u>Section 7.1 "Generating the OTP configuration file "</u>).



#### Figure 38. OTP burning

To set up the hardware before OTP burning, see <u>Section 7.3 "Programming the device</u> with an OTP configuration".

See Figure 38 and follow the steps:

- Browse and load the script file you want to burn. The program button is then available.
- Click Program.

FlexGUI pops up to turn the 8.0 V On, and then turns Off. Note that the blue LED on the board indicates that an 8.0 V voltage is available on the Debug pin. This voltage is used only during the burning process, and should not be applied in any other configuration. At the end of the first OTP programming, the MTP index = 1, WP, BE, and CRC flags are green.

The Sector Flags area provides status <u>Table 20</u> provides the state of main flags after a read. This helps to determine how many times the part was burned.

OTP burning step	BE	WP	CRC	MTP Index
OTP not burn Mirrors Empty	Red	Red	Red	1
OTP not Burn Mirrors Filled	Red	Red	Green	1
1	Green	Green	Green	1
2	Green	Green	Green	2
3	Green	Green	Green	3

#### Table 20. OTP burning flag status


Example shown in Figure 38 corresponds to the OTP burning step 2 from Table 20.

To check if a valid OTP configuration is already burned, switch  $V_{BAT}$  Off, then On, and start the device. The device starts with the OTP configuration.


### 8.4.9 TestMode:Sequencer

The sequencer allows you to display the slot configuration for the device. To be able to access this tab, the device has to be in Test mode. The configuration is read from mirror register. It is possible to modify it and update the mirror register.

As an example, the slot sequence is filled at startup with the content of OTP fuses. Then the user can decide to modify any of the configurations coming from the OTP fuse. Note that all these actions are done with Debug pin at 5.0 V and in test mode.



Use the drop-down button (see <u>Figure 40</u>) to select the appropriate slot. The selection configuration can be sent to the device by clicking Write button. The current status can be read by using Read button.



47 / 53

### 8.4.10 TestMode:Mirrors\_Main and TestMode:Mirrors\_Failsafe

The TestModeMirrors\_Main and TestModeMirrors\_FailSafe tabs allow access to the OTP main mirrors and fail-safe registers. These tabs are available in Test mode.

In this panel, some parameters are highlighted in red. The red indicates that these parameters are not considered in case of emulation mode (accessible only in debug mode). The user must rewrite by SPI or I2C after startup.

This concerns only:

- VPRE and VBOOST slew rate
- · All regulator behavior in case of TSD

	VPRE			BOOST				
/PRE mode	Force PWM 👻	Force PWM	Output voltage	1 -	1	VLDO2 current limitation	400mA 👻	400mA
Dutput voltage	17 -	17	BOOST enable	Disabled •	Disabled	VLDO2 output voltage	1.2V ·	1.2V
lope compensation	170mV/us -	170mV/us	BOOST minimum ON time	60ns -	60ns	LDO2 sequencing slot	Slot2 -	Slot2
urrent limitation threshold	50mV -	50mV	VBOOST slope compensation	17 -	17	Regulator behavior in case o	LDO2 shutdown + 👻	LDO2 shutdown
ow Side slew rate control	130mA -	130mA	Compensation Network Resistor Rco	750Kohms -	750Kohms	VLDO1 current limitation	400mA ~	400mA
ligh Side slew rate control	260mA -	260mA	Compensation Network Capacitor C	1 -	1	VLDO1 output voltage	1.2V -	1.2V
PRE phase (delay) selection	Delay2 👻	Delay2	VBOOST current limitation	0 -	0	LDO1 sequencing slot	Slot1 +	Slot1
elay to turn OFF VPRE at device power down	32ms -	32ms	VBOOST Low Side slew rate control	1 -	1	Regulator behavior in case o	LDO1 shutdown 👻	LDO1 shutdown
PRE clock selection	CLK_DIV1 -	CLK_DIV1	BOOST phase (delay) selection	Delay1 -	Delay1			
			BOOST clock selection	CLK_DIV2	CLK_DIV2			
			Regulator behavior in case of TSD	BOOST shutdown	BOOST shut			
Writ	e Read		w	rite Read			Write Read	
	BUCK1			виск2			вискз	
BUCK1 output voltage	17 -	17	VBUCK2 output voltage	7 -	17	VBUCK3 output voltage	2.8V	▼ 2.8V
UCK1 inductor selection	1.5uH 👻	1.5uH	BUCK2 inductor selection.	uH 👻	1uH	BUCK3 enable	Disabled	<ul> <li>Disabled</li> </ul>
BUCK1 current limitation	0 -	0	BUCK2 enable	nabled 👻	Enabled	BUCK3 inductor selection	1uH	▼ 1uH
BUCK1 & VBUCK2 multiphase operation	Enabled -	Enabled	VBUCK2 current limitation 0	•	0	VBUCK3 current limitation	2.6A	▼ 2.6A
UCK1 Compensation Network	65GM -	65GM	BUCK2 compensation network (	•	0	BUCK3 compensation resistor	Default	✓ Default
UCK1 sequencing slot	Slot1 -	Slot1	BUCK2 sequencing slot	ilot2 👻	Slot2	BUCK3 gain control	1	· 1
BUCK1 phase (delay) selection	Delay2 ~	Delay2	BUCK2 phase (delay) selection	Delay1 -	Delay1	BUCK3 sequencing slot	Slot1	✓ Slot1
UCK1 clock selection	CLK_DIV1 -	CLK_DIV1	BUCK2 clock selection	CLK_DIV1 -	CLK_DIV1	BUCK3 phase (delay) selection	Delay2	▼ Delay2
egulator behavior in case of TSD	BUCK1 shutdown + •	BUCK1 shutdown +	Regulator behavior in case of TSD	SUCK2 shutdown 👻	BUCK2 shutdown	BUCK3 clock selection	CLK_DIV1	<ul> <li>CLK_DIV1</li> </ul>
UCK1 and BUCK2 Soft start/stop configura	7.81mV/us *	7.81mV/us				Regulator behavior in case of	BUCK3 shutdown	<ul> <li>BUCK3 shuti</li> </ul>
						Soft start/stop configurability	3.47mV/us	▼ 3.47mV/us
Writ	e Read		W	rite Read			Write Read	
	CLOCK			SM			VSUP UV/OV	
	Disabled • Disabled		Deep Fail-safe infinite autoretry enable		<ul> <li>Disabled</li> </ul>	VSUP Under Voltage Threshold		▼ 6.2\
	Divide8 • Divide8		Deep Fail-safe autoretry enable		Disabled	Regulator assigned to VDDIO (C	-	✓ VPR
Divider 2 setting	Divide10 - Divide10		Synchronization with 1x FS85 or 1x PFi		<ul> <li>2xFS85</li> </ul>	,, ,, ,, ,, ,, ,, ,, ,, ,, ,, ,, ,, ,, ,, ,, ,,		
			Synchronization with 2 devices		<ul> <li>Enabled</li> </ul>			
			Device I2C address		• D1			
	e Read			rite Read			Write Read	

## **NXP Semiconductors**

# UM11157

### KITFS85FRDMEVM evaluation board

VI	MON1		VI	MON2		VI	NON3	
Overvoltage threshold [%]	112 •	112	Overvoltage threshold [%]	112 -	112	Overvoltage threshold [%]	112 -	112
Overvoltage Filtering Timing [us]	45 👻	45	Overvoltage Filtering Timing [us]	45 👻	45	Overvoltage Filtering Timing [us]	45 👻	45
Jndervoltage threshold [%]	88 💌	88	Undervoltage threshold [%]	88 👻	88	Undervoltage threshold [%]	88 -	88
Indervoltage Filtering Timing [us]	25 💌	25	Undervoltage Filtering Timing [us]	25 💌	25	Undervoltage Filtering Timing [us]	25 -	25
Assignment to PGOOD		Not_Assigned	Assignment to PGOOD		Not_Assigned	Assignment to PGOOD		Not_Assigne
Assignment to ABIST1		Not_Assigned	Assignment to ABIST1		Not_Assigned	Assignment to ABIST1		Not_Assigne
Monitoring		Disabled	Monitoring		Disabled	Monitoring		Disabled
write	Read		write	Read		write	Read	
VI	MON4		v	DDIO		V	CORE	
Overvoltage threshold [%]	112 -	112	Overvoltage threshold [%]	112 -	112	Overvoltage threshold (BUCK1) [%]	112 👻	112
Overvoltage Filtering Timing [us]	45 💌	45	Overvoltage Filtering Timing [us]	45 -	45	Overvoltage Filtering Timing [us]	45 👻	45
Undervoltage threshold [%]	88 💌	88	Undervoltage threshold [%]	88 💌	88	Undervoltage threshold [%]	88 -	88
Undervoltage Filtering Timing [us]	25 💌	25	Undervoltage Filtering Timing [us]	25 👻	25	Undervoltage Filtering Timing [us]	25 💌	25
Assignment to PGOOD		Not_Assigned	Assignment to PGOOD		Not_Assigned	Assignment to PGOOD		Not_Assigne
Assignment to ABIST1		Not_Assigned	Assignment to ABIST1		Not_Assigned	Assignment to ABIST1		Not_Assigne
Monitoring		Disabled	Voltage selection	3.3V -	3.3V	Monitoring voltage (VBUCK1)	1.25V ·	1.25V
write	Read		write	Read		write	Read	
		Miscell	aneous					
SVS max value allowed NoSVS	▼ NoSVS	RSTB assign	ment to PGOOD	Not_Assigned				
Watchdog monitoring	✓ Enabled	Watchdog n	simple_WD	<ul> <li>Simple_WD</li> </ul>				
RRMON monitoring	Disabled	FCCU monit	oring	Disabled				
ault recovery strategy	Disabled	Device I2C a	ddress D0	▼ D0				
		write	Read					

#### Figure 42. TestMode: Mirrors\_FailSafe

The Read button provides the status. The Write button changes the configuration in mirror register. This can be useful, for example, to modify few parameters from OTP fuse to start up the board.

## 9 References

[1] **KITFS85FRDMEVM** — detailed information on this board, including documentation, downloads, and software and tools

http://www.nxp.com/KITFS85FRDMEVM

- [2] FS8500 product information on FS8500, Safety system basis chip for S32 microcontrollers, fit for ASIL D http://www.nxp.com/FS8500
- [3] **FS8400** product information on FS8400, Safety system basis chip for S32 microcontroller, fit for ASIL B <u>http://www.nxp.com/FS8400</u>
- [4] **FS85\_FS84\_OTP\_Config.xlsm** OTP configuration file

## 10 Revision history

Revision history		
Rev	Date	Description
v.3	20191206	<ul> <li>Section 8.1: updated Figure 23</li> <li>Section 8.2: updated description and Figure 24, Figure 25</li> <li>Section 8.3: updated Figure 26</li> <li>Section 8.3.1: updated Figure 28</li> <li>Section 8.4.1: updated Figure 31</li> <li>Section 8.4.2: updated Figure 32</li> <li>Section 8.4.6: updated Figure 36</li> <li>Section 7.1: updated OTP_conf_main_reg spreadsheet example</li> <li>Section 8.4.3: updated Figure 33</li> <li>Section 8.4.10: updated Figure 41</li> </ul>
v.2	20190220	<ul> <li>Global: reorganized content to match latest template</li> <li><u>Section 7.1</u>: replaced FS85_OTP_Configuration.xls by FS85_FS84_OTP_Config.xlsm</li> <li><u>Section 4.3.5</u>: updated <u>Table 13</u></li> <li><u>Section 6</u>: updated the configuration procedure</li> <li><u>Section 8.4.7</u>: updated <u>Figure 37</u></li> <li><u>Section 8.4.9</u>: updated <u>Figure 39</u> and <u>Figure 40</u></li> <li><u>Section 8.4.10</u>: updated <u>Figure 41</u></li> </ul>
v.1	20181204	Initial version

### KITFS85FRDMEVM evaluation board

## **11 Legal information**

## **11.1 Definitions**

**Draft** — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

## **11.2 Disclaimers**

Limited warranty and liability - Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors. In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory. Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors.

**Right to make changes** — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products. NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a

default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Suitability for use in automotive applications — This NXP Semiconductors product has been qualified for use in automotive applications. Unless otherwise agreed in writing, the product is not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors products in such equipment or applications and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Evaluation products — This product is provided on an "as is" and "with all faults" basis for evaluation purposes only. NXP Semiconductors, its affiliates and their suppliers expressly disclaim all warranties, whether express, implied or statutory, including but not limited to the implied warranties of non-infringement, merchantability and fitness for a particular purpose. The entire risk as to the quality, or arising out of the use or performance, of this product remains with customer. In no event shall NXP Semiconductors, its affiliates or their suppliers be liable to customer for any special, indirect, consequential, punitive or incidental damages (including without limitation damages for loss of business, business interruption, loss of use, loss of data or information, and the like) arising out the use of or inability to use the product, whether or not based on tort (including negligence), strict liability, breach of contract, breach of warranty or any other theory, even if advised of the possibility of such damages. Notwithstanding any damages that customer might incur for any reason whatsoever (including without limitation, all damages referenced above and all direct or general damages), the entire liability of NXP Semiconductors, its affiliates and their suppliers and customer's exclusive remedy for all of the foregoing shall be limited to actual damages incurred by customer based on reasonable reliance up to the greater of the amount actually paid by customer for the product or five dollars (US\$5.00). The foregoing limitations, exclusions and disclaimers shall apply to the maximum extent permitted by applicable law, even if any remedy fails of its essential purpose.

**Translations** — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

## 11.3 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

NXP — is a trademark of NXP B.V. SMARTMOS — is a trademark of NXP B.V.

## Tables

Tab. 1.	VMONx voltage assignment	4
Tab. 2.	Compensation network	5
Tab. 3.	Evaluation board component descriptions	11
Tab. 4.	Evaluation board indicator descriptions	13
Tab. 5.	VBAT Phoenix connector (J1)	14
Tab. 6.	BUCK1/BUCK2 connector (J8)	15
Tab. 7.	VBOOST/BUCK3 connector (J7)	15
Tab. 8.	LDO1/LDO2 connector (J2)	15
Tab. 9.	VPRE connector (J4)	15
Tab. 10.	Debug connector (J16)	15

## **Figures**

Fig. 1.	KITFS85FRDMEVM1
Fig. 2.	VPRE compensation network5
Fig. 3.	BUCK1 and BUCK2 multiphase
	configuration6
Fig. 4.	SPI connection to KL25Z6
Fig. 5.	J15 SPI connection6
Fig. 6.	VDDIO selection7
Fig. 7.	VDDI2C supply7
Fig. 8.	FIN oscillator
Fig. 9.	OTP configuration9
Fig. 10.	Debug mode entry9
Fig. 11.	OTP hardware implementation10
Fig. 12.	Evaluation board featured component
5	locations 11
Fig. 13.	Evaluation board indicator locations13
Fig. 14.	Evaluation board connector locations14
Fig. 15.	Evaluation board test points17
Fig. 16.	Evaluation board jumper locations
Fig. 17.	Switch locations
Fig. 18.	Typical initial configuration
Fig. 19.	OTP_conf_main_reg spreadsheet example 31
Fig. 20.	OTP_conf_failsafe_reg spreadsheet
i iy. 20.	example
	example

Tab. 11. Tab. 12. Tab. 13. Tab. 14.	Program connector (J15) Evaluation board test point descriptions Evaluation board jumper descriptions SW1	17 18
Tab. 14. Tab. 15. Tab. 16.	SW2 SW3	19
Tab. 17. Tab. 18. Tab. 19. Tab. 20.	Jumper configuration Switch configuration FS85 starting sequence example OTP burning flag status	29 34

<b>F</b> : 04		00
Fig. 21.	OTP_conf_summary example	
Fig. 22.	OTP script generation	
Fig. 23.	Launcher panel - bus selection	35
Fig. 24.	Main panel	
Fig. 25.	Disabling device mode polling	
Fig. 26.	Script Editor	
Fig. 27.	Build a command	
0		
Fig. 28.	Send script	
Fig. 29.	Correct format	
Fig. 30.	Wrong format ("//" missing in second line)	39
Fig. 31.	Register map	41
Fig. 32.	Clocks	
Fig. 33.	Regulators	42
Fig. 34.	Measurements	
Fig. 35.	Interrupt flags	43
Fig. 36.	INIT safety	
Fig. 37.	Diag safety	45
Fig. 38.	OTP burning	46
Fig. 39.	TestMode:Sequencer	
Fig. 40.	Slot management	
Fig. 41.	TestMode: Mirrors_Main	
Fig. 42.	TestMode: Mirrors_FailSafe	
1 ig. <del>1</del> 2.		

## KITFS85FRDMEVM evaluation board

## Contents

1	Introduction2
2	Finding kit resources and information on
	the NXP web site
2.1	Collaborate in the NXP community2
3	Getting ready2
3.1	Kit contents2
3.2	Additional hardware3
3.3	Windows PC workstation3
3.4	Software
4	Getting to know the hardware
4.1	Kit overview
4.1.1	KITFS85FRDMEVM features4
4.1.2	VMON configuration
4.1.3	VPRE compensation network5
4.1.4	BUCK1 and BUCK2 multiphase
7.1.7	configuration
4.1.5	SPI/I2C6
4.1.6	VDDI2C
4.1.0	FIN external oscillator
4.1.7	Device OTP user configuration
4.2 4.2.1	
	OTP and mirrors registers
4.2.2	OTP hardware implementation9
4.3	Kit featured components10
4.3.1	FS8500/FS8400: Fail-safe system basis
	chip with multiple SMPS and LDO12
4.3.1.1	General description12
4.3.1.2	Features12
4.3.2	Indicators13
4.3.3	Connectors14
4.3.3.1	VBAT connector (J1)14
4.3.3.2	Output power supply connectors
4.3.3.3	Debug connector (J16)15
4.3.3.4	Program connector (J15)16
4.3.4	Test points16
4.3.5	Jumpers
4.3.6	Switches19
4.4	Schematic, board layout and bill of materials 20
5	Installing and configuring software and
	tools20
5.1	Installing the Java JRE20
5.2	Installing Windows 7 FlexGUI driver
5.3	Installing FlexGUI software package
6	Configuring the hardware for startup
7	Using the KITFS85FRDMEVM evaluation
	board
7.1	Generating the OTP configuration file
7.2	Working in OTP emulation mode
7.2.1	Example script: Closing initialization phase,
1.2.1	disabling FCCU monitoring, and releasing
	FS0B
7.3	Programming the device with an OTP
1.5	
0	configuration
8	Using FlexGUI 35

0.4	Otarting the FlavOIII application 25
8.1	Starting the FlexGUI application
8.2	Establishing the connection between
	FlexGUI and the hardware
8.3	Working with the Script editor
8.3.1	Script text editor
8.3.2	Script sequence files 40
8.4	Understanding the FS85 workspace40
8.4.1	Register map40
8.4.2	Clocks
8.4.3	Regulators42
8.4.4	Measurements42
8.4.5	Interrupt flags43
8.4.6	INIT safety
8.4.7	Diag safety44
8.4.8	OTP programming46
8.4.9	TestMode:Sequencer47
8.4.10	TestMode:Mirrors_Main and
	TestMode:Mirrors_Failsafe
9	References
10	Revision history50
11	Legal information51

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

#### © NXP B.V. 2019.

#### All rights reserved.

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 6 December 2019 Document identifier: UM11157