# Isolated CAN Transceiver with Integrated High Voltage, Bus-Side, Linear Regulator 

## Data Sheet

## FEATURES

5 kV rms isolated CAN transceiver
Integrated $\mathrm{V}_{+}$linear regulator
Bus side powered by $\mathrm{V}_{+}$and $\mathrm{V}_{-}$
11 V to 25 V operation on $\mathrm{V}_{+}$
5 V or 3.3 V operation on $\mathrm{V}_{\mathrm{DD}}$
Complies with ISO 11898 standard
High speed data rates up to 1 Mbps
Short-circuit protection on bus pins
Integrated bus miswire protection
Unpowered nodes do not disturb the bus
110 or more nodes on the bus
Thermal shutdown protection
High common-mode transient immunity: > $\mathbf{2 5} \mathbf{k V} / \mu \mathrm{s}$
Safety and regulatory approvals
UL recognition
$5000 \mathrm{~V}_{\text {RMs }}$ for 1 minute per UL 1577
VDE Certificates of Conformity
DIN V VDE V 0884-10 (VDE V 0884-10):2006-12
$V_{\text {IORM }}=846$ V peak
Industrial operating temperature range: $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
Wide body, 16-lead SOIC package

## GENERAL DESCRIPTION

The ADM3052 is an isolated controller area network (CAN) physical layer transceiver with a $\mathrm{V}_{+}$integrated linear regulator. The ADM3052 complies with the ISO 11898 standard.

The device employs Analog Devices, Inc., iCoupler technology to combine a 3-channel isolator, a CAN transceiver, and a linear regulator into a single package. The power is isolated between a single 3.3 V or 5 V supply on $\mathrm{V}_{\mathrm{DD} 1}$, the logic side, and a single 24 V supply provided on $\mathrm{V}_{+}$, the bus side.

The ADM3052 creates an isolated interface between the CAN protocol controller and the physical layer bus. It is capable of running at data rates up to 1 Mbps .

The device has integrated miswire protection on the bus pins, $\mathrm{V}_{+}, \mathrm{V}_{-}, \mathrm{CANH}$, and CANL.

The device has current-limiting and thermal shutdown features to protect against output short circuits and situations where the bus may be shorted to ground or power terminals. The device is fully specified over the industrial temperature range and is available in a 16 -lead, wide-body SOIC package.

## APPLICATIONS

CAN data buses
Industrial field networks
DeviceNet applications
FUNCTIONAL BLOCK DIAGRAM


Figure 1.

## ADM3052

## TABLE OF CONTENTS

Features1
Applications. ..... 1
General Description ..... 1
Functional Block Diagram ..... 1
Revision History ..... 2
Specifications .....  3
Timing Specifications ..... 4
Regulatory Information ..... 4
Insulation and Safety-Related Specifications ..... 4
VDE 0884 Insulation Characteristics ..... 5
Absolute Maximum Ratings ..... 6
ESD Caution ..... 6
Pin Configuration and Function Descriptions. .....  7
Typical Performance Characteristics ..... 8
REVISION HISTORY
6/2016-Rev. A to Rev. B
Changes to Tracking Resistance (Comparative Tracking Index)Parameter and Isolation Group Parameter, Table 44
Added Table 7; Renumbered Sequentially ..... 6
12/2012-Rev. 0 to Rev. A
Changes to Features Section (Approvals No Longer Pending) .. 1
Changes to Table 3 Caption (Approvals No Longer Pending) ... 4 Changed VDE 0884 Insulation Characteristics (Pending) Section to VDE 0884 Insulation Characteristics Section ..... 5
Changes to Table Summary Text Prior to Table 5 ..... 5
Section ..... 17
6/2011-Revision 0: Initial Version
Test Circuits ..... 12
Switching Characteristics ..... 13
Circuit Description ..... 14
CAN Transceiver Operation ..... 14
Electrical Isolation. ..... 14
Truth Tables ..... 14
Thermal Shutdown ..... 16
Linear Regulator ..... 16
Magnetic Field Immunity ..... 16
Applications Information ..... 17
Typical Applications ..... 17
DeviceNet ${ }^{\text {tw }}$ and the ADM3052 CAN Transceiver ..... 17
Outline Dimensions ..... 18
Ordering Guide ..... 18

## SPECIFICATIONS

All voltages are relative to their respective ground; $3.0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DDI}} \leq 5.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}, \mathrm{V}_{+}=11 \mathrm{~V}$ to 25 V , unless otherwise noted.
Table 1.

| Parameter | Symbol | Min | Typ | Max | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SUPPLY CURRENT <br> Power Supply Current Logic Side <br> TxD/RxD Data Rate 1 Mbps <br> Power Supply Current Bus Side <br> Recessive State <br> Dominant State <br> TxD/RxD Data Rate 1 Mbps | IDD1 <br> $I_{+}$ <br> $I_{+}$ <br> $I_{+}$ |  | 0.7 <br> 64 <br> 48 | $\begin{aligned} & 2 \\ & \\ & 10 \\ & 75 \\ & 55 \end{aligned}$ | mA <br> mA <br> mA <br> mA | $\begin{aligned} & R_{L}=60 \Omega \text {, see Figure } 26 \\ & R_{L}=60 \Omega \text {, see Figure } 26 \\ & R_{L}=60 \Omega \text {, see Figure } 26 \end{aligned}$ |
| EXTERNAL RESISTOR <br> Resistance Power Rating | Rp | $\begin{aligned} & 297 \\ & 0.75 \end{aligned}$ | 300 | 303 | $\begin{aligned} & \Omega \\ & \mathrm{W} \end{aligned}$ |  |
| DRIVER <br> Logic Inputs <br> Input Voltage High <br> Input Voltage Low <br> CMOS Logic Input Currents <br> Differential Outputs <br> Recessive Bus Voltage <br> CANH Output Voltage <br> CANL Output Voltage <br> Differential Output Voltage <br> Short-Circuit Current, CANH <br> Short-Circuit Current, CANL | $\mathrm{V}_{\mathrm{IH}}$ <br> VII <br> $I_{H}, I_{I L}$ <br> $\mathrm{V}_{\text {canl, }} \mathrm{V}_{\text {canh }}$ <br> $V_{\text {canh }}$ <br> $\mathrm{V}_{\text {CanL }}$ <br> Vod <br> Vod <br> Isccanh <br> IsccanL | $\begin{aligned} & 0.7 \mathrm{~V}_{\mathrm{DD} 1} \\ & \\ & \\ & 2.0 \\ & 2.75 \\ & 0.5 \\ & 1.5 \\ & -500 \end{aligned}$ | $-100$ | $\begin{aligned} & 0.25 \mathrm{VDD1} \\ & 500 \\ & \\ & 3.0 \\ & 4.5 \\ & 2.0 \\ & 3.0 \\ & +50 \\ & -200 \\ & \\ & 200 \end{aligned}$ | V <br> V <br> $\mu \mathrm{A}$ <br> V <br> V <br> V <br> V <br> mV <br> mA <br> mA <br> mA | $\begin{aligned} & \mathrm{TxD} \\ & \mathrm{TxD} \\ & \mathrm{TxD} \\ & \mathrm{~V}_{\mathrm{TXD}}=\text { high, } \mathrm{R}_{\mathrm{L}}=\infty \text {, see Figure } 23 \\ & \mathrm{~V}_{\mathrm{TXD}}=\text { low, see Figure } 23 \\ & \mathrm{~V}_{\mathrm{TXD}}=\text { low, see Figure } 23 \\ & \mathrm{~V}_{\mathrm{TXD}}=\text { low, } \mathrm{R}_{\mathrm{L}}=45 \Omega \text {, see Figure } 23 \\ & \mathrm{~V}_{\mathrm{TXD}}=\text { high, } \mathrm{R}_{\mathrm{L}}=\infty \text {, see Figure } 23 \\ & \mathrm{~V}_{\text {CANH }}=-5 \mathrm{~V} \\ & \mathrm{~V}_{\text {CANH }}=-36 \mathrm{~V} \\ & \mathrm{~V}_{\text {CANL }}=36 \mathrm{~V} \end{aligned}$ |
| RECEIVER <br> Differential Inputs Voltage Recessive <br> Voltage Dominant <br> Input Voltage Hysteresis <br> CANH, CANL Input Resistance <br> Differential Input Resistance <br> Logic Outputs <br> Output Low Voltage <br> Output High Voltage <br> Short-Circuit Current | VIDR <br> VIDD <br> $\mathrm{V}_{\mathrm{HYS}}$ <br> Rin <br> Roiff <br> Voı <br> Voн <br> los | $\begin{aligned} & -1.0 \\ & 0.9 \\ & 5 \\ & 20 \\ & \\ & V_{D D 1}-0.3 \\ & 7 \end{aligned}$ | $150$ <br> 0.2 $V_{D D 1}-0.2$ | $+0.5$ <br> 5.0 <br> 25 <br> 100 <br> 0.4 <br> 85 | V <br> V <br> mV <br> k $\Omega$ <br> $\mathrm{k} \Omega$ <br> V <br> V <br> mA | $\begin{aligned} & -7 \mathrm{~V}<\mathrm{V}_{\text {CANL, }} \mathrm{V}_{\text {CANH }}<12 \mathrm{~V} \text {, see Figure } 24, \\ & \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF} \\ & -7 \mathrm{~V}<\mathrm{V}_{\text {CANL, }} \mathrm{V}_{\text {CANH }}<12 \mathrm{~V} \text {, see Figure 24, } \\ & \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF} \end{aligned}$ $\text { See Figure } 24$ $\begin{aligned} & \text { lout }=1.5 \mathrm{~mA} \\ & \text { lout }=-1.5 \mathrm{~mA} \\ & \mathrm{~V}_{\text {out }}=\mathrm{GND}_{1} \text { or } \mathrm{V}_{\mathrm{DD}} \end{aligned}$ |
| VOLTAGE REFERENCE <br> Reference Output Voltage | $V_{\text {ReF }}$ | 2.025 |  | 3.025 | V | $\left\|\mathrm{l}_{\text {ReF }}=50 \mu \mathrm{~A}\right\|$ |
| BUS VOLTAGE SENSE <br> $\mathrm{V}_{\text {+SENSE }}$ Output Voltage Low <br> $V_{\text {+SENSE }}$ Output Voltage High Threshold Voltage | Vol <br> Voн <br> $V_{\text {+SENSETH }}$ | $\begin{aligned} & V_{D D 1}-0.3 \\ & 7.0 \end{aligned}$ | $\begin{aligned} & 0.2 \\ & V_{D D 1}-0.2 \end{aligned}$ | $\begin{aligned} & 0.4 \\ & 10 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mathrm{~V} \end{aligned}$ | $\begin{aligned} & \text { lo+SENSE }=1.5 \mathrm{~mA} \\ & \text { lo+SENSE }=-1.5 \mathrm{~mA} \end{aligned}$ |
| COMMON-MODE TRANSIENT IMMUNITY ${ }^{1}$ |  | 25 |  |  | kV/ $\mu \mathrm{s}$ | $\mathrm{V}_{\mathrm{CM}}=1 \mathrm{kV}$, transient magnitude $=800 \mathrm{~V}$ |

${ }^{1} \mathrm{CM}$ is the maximum common-mode voltage slew rate that can be sustained while maintaining specification-compliant operation. $\mathrm{V}_{\mathrm{CM}}$ is the common-mode potential difference between the logic and bus sides. The transient magnitude is the range over which the common mode is slewed. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges.

## ADM3052

## TIMING SPECIFICATIONS

All voltages are relative to their respective ground; $3.0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD1}} \leq 5.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}, \mathrm{V}_{+}=11 \mathrm{~V}$ to 25 V , unless otherwise noted.
Table 2.

| Parameter | Symbol | Min | Typ | Max | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DRIVER |  |  |  |  |  |  |
| Maximum Data Rate |  | 1 |  |  | Mbps |  |
| Propagation Delay from TxD On to Bus Active | tonTx |  |  | 90 | ns | See Figure 25 and Figure 27, $\mathrm{R}_{\mathrm{L}}=60 \Omega, \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}$ |
| Propagation Delay from TxD Off to Bus Inactive | toffix |  |  | 120 | ns | See Figure 25 and Figure 27, $\mathrm{R}_{\mathrm{L}}=60 \Omega, \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}$ |
| RECEIVER |  |  |  |  |  |  |
| Propagation Delay from TxD On to Receiver Active | $\mathrm{t}_{\text {onkx }}$ |  |  | 200 | ns | See Figure 25 and Figure 27, $\mathrm{R}_{\mathrm{L}}=60 \Omega, \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}$ |
| Propagation Delay from TxD Off to Receiver Inactive | toffifx |  |  | 250 | ns | See Figure 25 and Figure 27, $\mathrm{R}_{\mathrm{L}}=60 \Omega, \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}$ |
| POWER-UP |  |  |  |  |  |  |
| Enable Time, $\mathrm{V}_{+}$High to $\mathrm{V}_{+ \text {Sense }}$ Low | $\mathrm{t}_{\text {SE }}$ |  |  | 300 | $\mu \mathrm{s}$ | See Figure 29 |
| Disable Time, $\mathrm{V}_{+}$Low to $\mathrm{V}_{+ \text {SENSE }}$ High | tsD |  |  | 10 | ms | See Figure 29 |

## REGULATORY INFORMATION

Table 3. ADM3052 Approvals

| Organization | Approval Type | Notes |
| :--- | :--- | :--- |
| UL | Recognized under the component recognition <br> program of Underwriters Laboratories, Inc. | In accordance with UL 1577, each ADM3052 is proof tested by <br> applying an insulation test voltage $\geq 6000 \mathrm{~V} \mathrm{rms} \mathrm{for} \mathrm{1} \mathrm{second}$ <br> (current leakage detection limit $=10 \mu \mathrm{~A}$ ) |
| VDE | Certified according to DIN V VDE V 0884-10 <br> (VDE V 0884-10):2006-12 | In accordance with DIN V VDE V 0884-10, each ADM3052 is proof <br> tested by applying an insulation test voltage $\geq 1590$ V peak for <br> 1 second (partial discharge detection limit =5 pC) |

## INSULATION AND SAFETY-RELATED SPECIFICATIONS

Table 4.

| Parameter | Symbol | Value | Unit | Conditions |
| :---: | :---: | :---: | :---: | :---: |
| Rated Dielectric Insulation Voltage |  | 5000 | V rms | 1-minute duration |
| Minimum External Air Gap (Clearance) | L(101) | 7.7 | mm | Measured from input terminals to output terminals, shortest distance through air |
| Minimum External Tracking (Creepage) | L(102) | 7.6 | mm | Measured from input terminals to output terminals, shortest distance along body |
| Minimum Internal Gap (Internal Clearance) |  | 0.017 min | mm | Insulation distance through insulation |
| Tracking Resistance (Comparative Tracking Index) | CTI | >400 | V | DIN IEC 112/VDE 0303-1 |
| Isolation Group |  | II |  | Material group (DIN VDE 0110) |

ADM3052

## VDE 0884 INSULATION CHARACTERISTICS

This isolator is suitable for reinforced electrical isolation within the safety limit data. Maintenance of the safety data must be ensured by means of protective circuits. An asterisk (*) on packages denotes DIN V VDE V 0884-10 approval.

Table 5.

| Description | Test Conditions | Symbol | Characteristic | Unit |
| :---: | :---: | :---: | :---: | :---: |
| CLASSIFICATIONS <br> Installation Classification per DIN VDE 0110 for Rated Mains Voltage $\leq 150$ V rms <br> $\leq 300 \mathrm{~V}$ rms $\leq 400 \mathrm{~V} \text { rms }$ <br> Climatic Classification <br> Pollution Degree | DIN VDE 0110 |  | I to IV <br> I to III <br> I to \|l <br> 40/85/21 <br> 2 |  |
| VOLTAGE <br> Maximum Working Insulation Voltage Input-to-Output Test Voltage, Method B1 <br> Input-to-Output Test Voltage, Method A After Environmental Tests, Subgroup 1 <br> After Input and/or Safety Test, Subgroup 2/Subgroup 3 <br> Highest Allowable Overvoltage | $\mathrm{V}_{\text {IORM }} \times 1.875=\mathrm{V}_{\text {PR, }} 100 \%$ production tested, $\mathrm{t}_{\mathrm{m}}=1 \mathrm{sec}$, partial discharge $<5 \mathrm{pC}$ <br> $\mathrm{V}_{\text {IORM }} \times 1.6=\mathrm{V}_{\mathrm{PR},} \mathrm{t}_{\mathrm{m}}=60 \mathrm{sec}$, partial discharge $<5 \mathrm{pC}$ <br> $\mathrm{V}_{\text {IORM }} \times 1.2=\mathrm{V}_{\text {PR, }} \mathrm{t}_{\mathrm{m}}=60 \mathrm{sec}$, partial discharge $<5 \mathrm{pC}$ | Viorm $V_{\text {PR }}$ $V_{\text {PR }}$ $V_{T R}$ | 846 <br> 1590 <br> 1357 <br> 1018 <br> 6000 | V peak <br> V peak <br> V peak <br> $\checkmark$ peak |
| SAFETY-LIMITING VALUES <br> Case Temperature Input Current Output Current Insulation Resistance at Ts |  | Ts <br> $\mathrm{Is}_{\text {s, INPut }}$ <br> Is, output <br> Rs | $\begin{aligned} & 150 \\ & 265 \\ & 335 \\ & >10^{9} \end{aligned}$ | $\begin{aligned} & { }^{\circ} \mathrm{C} \\ & \mathrm{~mA} \\ & \mathrm{~mA} \\ & \Omega \end{aligned}$ |

## ABSOLUTE MAXIMUM RATINGS

$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted. All voltages are relative to their respective ground.

Table 6.

| Parameter | Rating |
| :---: | :---: |
| VD11 | -0.5 V to +6 V |
| $\mathrm{V}_{+}$ | -36 V to +36V |
| $\mathrm{V}_{+\mathrm{R}}$ | -36 V to +36 V |
| Digital Input Voltage |  |
| TxD | -0.5 V to $\mathrm{V}_{\mathrm{DD} 1}+0.5 \mathrm{~V}$ |
| Digital Output Voltage |  |
| RxD | -0.5 V to $\mathrm{V}_{\mathrm{DD} 1}+0.5 \mathrm{~V}$ |
| $\mathrm{V}_{+ \text {SENSE }}$ | -0.5 V to $\mathrm{V}_{\mathrm{DD} 1}+0.5 \mathrm{~V}$ |
| CANH, CANL | -36 V to +36 V |
| $V_{\text {Ref }}$ | -0.5 V to +6 V |
| Operating Temperature Range | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $-55^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| ESD (Human Body Model) | 3 kV |
| Lead Temperature |  |
| Soldering (10 sec) | $300^{\circ} \mathrm{C}$ |
| Vapor Phase (60 sec) | $215^{\circ} \mathrm{C}$ |
| Infrared (15 sec) | $220^{\circ} \mathrm{C}$ |
| $\theta_{\mathrm{JA}}$, Thermal Impedance | $53^{\circ} \mathrm{C} / \mathrm{W}$ |
| T, Junction Temperature | $130^{\circ} \mathrm{C}$ |

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

Table 7. Maximum Continuous Working Voltage ${ }^{1}$

| Parameter | Max | Unit | Reference Standard |
| :---: | :---: | :---: | :---: |
| AC Voltage |  |  |  |
| Bipolar Waveform |  |  |  |
| Basic Insulation | 565 | $V$ peak | 50-year minimum lifetime |
| Reinforced Insulation | 565 | $V$ peak | 50-year minimum lifetime |
| Unipolar Waveform |  |  |  |
| Basic Insulation | 1131 | $V$ peak | 50-year minimum lifetime |
| Reinforced Insulation | 864 | $V$ peak | Lifetime limited by package creepage |
| DC Voltage |  |  |  |
| Basic Insulation | 1066 | $V$ peak | Lifetime limited by package creepage |
| Reinforced Insulation | 529 | V peak | Lifetime limited by package creepage |

${ }^{1}$ Refers to continuous voltage magnitude imposed across the isolation barrier.

## ESD CAUTION

|  | ESD (electrostatic discharge) sensitive device. <br> Charged devices and circuit boards can discharge <br> without detection. Although this product features <br> patented or proprietary protection circuitry, damage <br> may occur on devices subjected to high energy ESD. <br> Therefore, proper ESD precautions should be taken to <br> avoid performance degradation or loss of functionality. |
| :--- | :--- |

## PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



Figure 2. Pin Configuration

Table 8. Pin Function Descriptions

| Pin No. | Mnemonic | Description |
| :---: | :---: | :---: |
| 1 | NC | No Connect. Do not connect to this pin. |
| 2 | $\mathrm{GND}_{1}$ | Ground (Logic Side). |
| 3 | $\mathrm{GND}_{1}$ | Ground (Logic Side). |
| 4 | $\mathrm{V}_{\text {+SENSE }}$ | Bus Voltage Sense. A low level on $\mathrm{V}_{+ \text {Sense }}$ indicates that there is power connected on the bus on $\mathrm{V}_{+}$and $\mathrm{V}_{-}$. A high level on $\mathrm{V}_{+ \text {Sense }}$ indicates that power is not connected on the bus on $\mathrm{V}_{+}$and $\mathrm{V}_{-}$. |
| 5 | RxD | Receiver Output Data. |
| 6 | TxD | Driver Input Data. |
| 7 | $\mathrm{V}_{\mathrm{DD} 1}$ | Power Supply (Logic Side). Decoupling capacitor to GND1 required; capacitor value should be between $0.01 \mu \mathrm{~F}$ and $0.1 \mu \mathrm{~F}$. |
| 8 | $\mathrm{GND}_{1}$ | Ground (Logic Side). |
| 9 | V- | Ground (Bus Side). |
| 10 | $V_{\text {ReF }}$ | Reference Voltage Output. |
| 11 | CANL | Low Level CAN Voltage Input/Output. |
| 12 | CANH | High Level CAN Voltage Input/Output. |
| 13 | CInt | A capacitor of $1 \mu \mathrm{~F}, 10 \mathrm{~V}$ is required on this pin. |
| 14 | $V_{+R}$ | Connect a $300 \Omega, 750 \mathrm{~mW}$ resistor between $\mathrm{V}_{+\mathrm{R}}$ and $\mathrm{V}_{+}$. It is recommended that a $10 \mu \mathrm{~F}$ capacitor be fitted between $\mathrm{V}_{+\mathrm{R}}$ and $\mathrm{GND}_{2}$. |
| 15 | $V_{+}$ | Bus Power Connection. Connect a $300 \Omega, 750 \mathrm{~mW}$ resistor between $\mathrm{V}_{+\mathrm{R}}$ and $\mathrm{V}_{+}$. |
| 16 | V- | Ground (Bus Side). |

## TYPICAL PERFORMANCE CHARACTERISTICS



Figure 3. Propagation Delay from TxD On to Receiver Active vs. Temperature


Figure 4. Propagation Delay from TxD On to Receiver Active vs. Supply Voltage, $V_{+}$


Figure 5. Propagation Delay from TxD Off to Receiver Inactive vs. Temperature


Figure 6. Propagation Delay from TxD Off to Receiver Inactive vs. Supply Voltage, $V_{+}$


Figure 7. Propagation Delay from TxD Off to Bus Inactive vs. Temperature


Figure 8. Propagation Delay from TxD Off to Bus Inactive
vs. Supply Voltage, $V_{+}$


Figure 9. Propagation Delay from TxD On to Bus Active vs. Temperature


Figure 10. Propagation Delay from TxD On to Bus Active
vs. Supply Voltage, $V_{+}$


Figure 11. Differential Output Voltage Dominant vs. Supply Voltage, $V_{+}$


Figure 12. Propagation Delay from TxD On to Bus Active vs. Temperature


Figure 13. Supply Current ( $I_{+}$) vs. Data Rate (Across $V_{+}, V_{D D 1}=5 \mathrm{~V}$ )


Figure 14. Supply Current (lodi) vs. Data Rate (VDD $=3.3 \mathrm{~V}, 5 \mathrm{~V} ; \mathrm{V}_{+}=24 \mathrm{~V}$ )


Figure 15. Driver Differential Output Voltage Dominant vs. Temperature


Figure 16. Driver Differential Output Voltage Dominant vs. Supply Voltage, $V_{+}$


Figure 17. Receiver Output High Voltage vs. Temperature


Figure 18. Receiver Output Low Voltage vs. Temperature


Figure 19. VREF VS. Temperature


Figure 20. Enable Time, $V_{+}$High to $V_{+ \text {SENsE }}$ Low vs. Temperature

## Data Sheet <br> ADM3052



Figure 21. Disable Time, $V_{+}$Low to $V_{+ \text {SENSE }}$ High vs. Temperature


Figure 22. Bus Voltage Sense Threshold Voltage High to Low vs. Temperature

## TEST CIRCUITS



Figure 23. Driver Voltage Measurements


Figure 25. Switching Characteristics Measurements


Figure 24. Receiver Voltage Measurements


## SWITCHING CHARACTERISTICS





Figure 29. $V_{+ \text {SENSE }}$ Enable/Disable Time

## ADM3052

## CIRCUIT DESCRIPTION

## CAN TRANSCEIVER OPERATION

A CAN bus has two states: dominant and recessive. A dominant state is present on the bus when the differential voltage between CANH and CANL is greater than 0.9 V . A recessive state is present on the bus when the differential voltage between CANH and CANL is less than 0.5 V . During a dominant bus state, the CANH pin is high and the CANL pin is low. During a recessive bus state, both the CANH and CANL pins are in the high impedance state.

## ELECTRICAL ISOLATION

In the ADM3052, electrical isolation is implemented on the logic side of the interface. Therefore, the device has two main sections: a digital isolation section and a transceiver section (see Figure 30). The driver input signal, which is applied to the TxD pin and referenced to the logic ground $\left(\mathrm{GND}_{1}\right)$, is coupled across an isolation barrier to appear at the transceiver section referenced to the isolated ground ( $\mathrm{V}_{-}$). Similarly, the receiver input and $\mathrm{V}_{+}$, which are referenced to the isolated ground in the transceiver section, are coupled across the isolation barrier to appear at the RxD pin and $\mathrm{V}_{+ \text {SENSE }}$ referenced to the logic ground, respectively.

## iCoupler Technology

The digital signals transmit across the isolation barrier using $i$ Coupler technology. This technique uses chip scale transformer windings to couple the digital signals magnetically from one side of the barrier to the other. Digital inputs are encoded into
waveforms that are capable of exciting the primary transformer winding. At the secondary winding, the induced waveforms are decoded into the binary value that was originally transmitted.
Positive and negative logic transitions at the input cause narrow ( $\sim 1 \mathrm{~ns}$ ) pulses to be sent to the decoder via the transformer. The decoder is bistable and is, therefore, set or reset by the pulses, indicating input logic transitions. In the absence of logic transitions at the input for more than $\sim 1 \mu \mathrm{~s}$, a periodic set of refresh pulses, indicative of the correct input state, is sent to ensure dc correctness at the output. If the decoder receives no internal pulses for more than about $5 \mu \mathrm{~s}$, the input side is assumed to be unpowered or nonfunctional, in which case the output is forced to a default state (see Table 10 and Table 11).

## TRUTH TABLES

The truth tables in this section use the abbreviations shown in Table 9.

Table 9. Truth Table Abbreviations

| Letter | Description |
| :--- | :--- |
| H | High level |
| L | Low level |
| I | Indeterminate |
| X | Don't care |
| Z | High impedance (off) |
| NC | Disconnected |

Table 10. Transmitting

| Supply Status |  | Input | Outputs |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathbf{V}_{\text {DD } 1}$ | $\mathbf{V}_{+}$ | TxD | Bus State | CANH | CANL | V $_{\text {+SENSE }}$ |
| On | On | L | Dominant | H | L | L |
| On | On | H | Recessive | Z | Z | L |
| On | On | Floating | Recessive | Z | Z | L |
| Off | On | X | Recessive | Z | Z | I |
| On | Off | L | I | I | I | H |

Table 11. Receiving

| Supply Status |  | Inputs |  | Outputs |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathbf{V}_{\text {DD } 1}$ | $\mathbf{V}_{+}$ | $\mathbf{V}_{\text {ID }}=$ CANH - CANL | Bus State | RxD | $\mathbf{V}_{+ \text {SENSE }}$ |
| On | On | $\geq 0.9 \mathrm{~V}$ | Dominant | L | L |
| On | On | $\leq 0.5 \mathrm{~V}$ | Recessive | H | L |
| On | On | $0.5 \mathrm{~V}<\mathrm{V}_{\text {ID }}<0.9 \mathrm{~V}$ | I | I | L |
| On | On | Inputs open | Recessive | H | L |
| Off | On | X | X | I | I |
| On | Off | X | X | H | H |



Figure 30. Digital Isolation and Transceiver Sections

## THERMAL SHUTDOWN

The ADM3052 contains thermal shutdown circuitry that protects the device from excessive power dissipation during fault conditions. Shorting the driver outputs to a low impedance source can result in high driver currents. The thermal sensing circuitry detects the increase in die temperature under this condition and disables the driver outputs. This circuitry is designed to disable the driver outputs when a junction temperature of $150^{\circ} \mathrm{C}$ is reached. As the device cools, the drivers reenable at a temperature of $140^{\circ} \mathrm{C}$.

## LINEAR REGULATOR

The linear regulator takes the $\mathrm{V}_{+}$bus power (ranging between 11 V to 25 V ) and regulates this voltage to 5 V to provide power to the internal bus-side circuitry (iCoupler isolation, $\mathrm{V}_{+ \text {SENSE }}$, and transceiver circuits). The linear regulator uses two regulation loops to share the power dissipation between the internal die and an external resistor. This reduces the internal heat dissipation in the package. The $300 \Omega$ external resistor should be capable of dissipating 750 mW of power and have a tolerance of $1 \%$.

## MAGNETIC FIELD IMMUNITY

The limitation on the magnetic field immunity of the $i$ Coupler is set by the condition in which an induced voltage in the receiving coil of the transformer is large enough to either falsely set or reset the decoder. The following analysis defines the conditions under which this may occur. The 3 V operating condition of the ADM3052 is examined because it represents the most susceptible mode of operation.
The pulses at the transformer output have an amplitude greater than 1 V . The decoder has a sensing threshold of about 0.5 V , thus establishing a 0.5 V margin in which induced voltages can be tolerated.
The voltage induced across the receiving coil is given by

$$
V=\left(\frac{-d \beta}{d t}\right) \sum \pi r_{n}^{2} ; n=1,2, \ldots, N
$$

where:
$\beta$ is the magnetic flux density (gauss).
$N$ is the number of turns in the receiving coil. $r_{n}$ is the radius of the $\mathrm{n}^{\text {th }}$ turn in the receiving coil ( cm ).
Given the geometry of the receiving coil and an imposed requirement that the induced voltage is, at most, $50 \%$ of the 0.5 V margin at the decoder, a maximum allowable magnetic field can be determined using Figure 31.


Figure 31. Maximum Allowable External Magnetic Flux Density
For example, at a magnetic field frequency of 1 MHz , the maximum allowable magnetic field of 0.2 kgauss induces a voltage of 0.25 V at the receiving coil. This is about $50 \%$ of the sensing threshold and does not cause a faulty output transition. Similarly, if such an event occurs during a transmitted pulse and is the worst-case polarity, it reduces the received pulse from $>1.0 \mathrm{~V}$ to 0.75 V , still well above the 0.5 V sensing threshold of the decoder.
Figure 32 shows the magnetic flux density values in terms of more familiar quantities, such as maximum allowable current flow at given distances away from the ADM3052 transformers.


Figure 32. Maximum Allowable Current for Various Current-to-ADM3052 Spacings
With combinations of strong magnetic field and high frequency, any loops formed by PCB traces can induce error voltages large enough to trigger the thresholds of succeeding circuitry. Care should be taken in the layout of such traces to avoid this possibility.

## APPLICATIONS INFORMATION

## TYPICAL APPLICATIONS



Figure 33. Typical Isolated CAN Node Using the ADM3052

## DEVICENET ${ }^{\text {Tm }}$ AND THE ADM3052 CAN TRANSCEIVER

DeviceNet is a digital multidrop network that connects actuators, sensors, and a broad range of industrial automation systems. DeviceNet is managed by the Open DeviceNet Vendor Association (ODVA) and is accepted by international standards bodies around the world, with a large number of companies offering DeviceNet products.
The Communications and Information Protocol (CIP ${ }^{\mathrm{mw}}$ ) is a communications protocol for transferring automation data between two devices. DeviceNet is a combination of CIP ${ }^{\text {w" }}$ (for upper layers of the network) and the CAN physical layer for the data link layer. DeviceNet allows up to 64 nodes on a single network, with node addresses ranging from 0 to 63 . DeviceNet supports $125 \mathrm{kbps}, 250 \mathrm{kbps}$, and 500 kbps data rates and supports master and slave as well as peer-to-peer communication. The ADM3052 can be used as the CAN physical layer transceiver for a DeviceNet implementation. Refer to the AN-1123 Application Note for a CAN implementation guide.

DeviceNet supports both isolated and nonisolated physical layer design of devices. An isolated design option allows externally powered devices (for example, ac drive starters and solenoid valves) to share the same bus cable. DeviceNet requires the support of the standard industrial voltage range from 11 V dc to 25 V dc. The ADM3052 employs Analog Devices iCoupler technology, combines a 3-channel isolator, a CAN transceiver, and a linear regulator into a single package. Isolated power is supplied to the bus side of the ADM3052 by an isolated 24 V supply across the bus.
The internal regulator provides the 5 V supply required internally by the CAN transceiver. The logic side of the ADM3052 requires a single 3.3 V or 5 V supply.

## ADM3052

## OUTLINE DIMENSIONS



| Model ${ }^{1}$ | Temperature Range | Package Description | Package Option |
| :---: | :---: | :---: | :---: |
| ADM3052BRWZ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16-Lead SOIC_W | RW-16 |
| ADM3052BRWZ-REEL7 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16-Lead SOIC_W | RW-16 |
| EVAL-ADM3052EBZ |  | Evaluation Board |  |

${ }^{1} Z=$ RoHS Compliant Part.

| Data Sheet | ADM3052 |
| :--- | :--- |

NOTES

## NOTES

