

Please note that Cypress is an Infineon Technologies Company.

The document following this cover page is marked as "Cypress" document as this is the company that originally developed the product. Please note that Infineon will continue to offer the product to new and existing customers as part of the Infineon product portfolio.

Continuity of document content

The fact that Infineon offers the following product as part of the Infineon product portfolio does not lead to any changes to this document. Future revisions will occur when appropriate, and any changes will be set out on the document history page.

Continuity of ordering part numbers

Infineon continues to support existing part numbers. Please continue to use the ordering part numbers listed in the datasheet for ordering.

www.infineon.com



System Hardware Manager (SHM)

General Description

SHM 35-Series is a scalable and reconfigurable platform architecture for a family of full programmable embedded system controllers with an ARM® Cortex™-M0 CPU. It combines programmable and reconfigurable analog and digital blocks with flexible automatic routing. The SHM35920-M product family, based on this platform architecture, is a combination of a microcontroller with digital programmable logic, programmable analog, programmable interconnect, high-performance analog-to-digital conversion, opamps with comparator mode, and standard communication and timing peripherals. The programmable analog and digital subsystems allow flexibility and in-field tuning of the design.

Features

32-bit MCU Subsystem

- 24-MHz ARM Cortex-M0 CPU with single-cycle multiply
- Up to 128 kB of flash with Read Accelerator
- Up to 16 kB of SRAM
- DMA engine with 8 channels

Programmable Analog

- Four opamps that operate in Deep Sleep mode at very low current levels
- All opamps have reconfigurable high current pin-drive, high-bandwidth internal drive, ADC input buffering, and Comparator modes with flexible connectivity allowing input connections to any pin
- Two current DACs (IDACs) for general-purpose applications on any pin
- Two low-power comparators that operate in Deep Sleep mode
- 12-bit SAR ADC with 806-Ksps conversion rate

Low Power 1.71 to 5.5 V Operation

- 20-nA Stop Mode with GPIO pin wakeup
- Hibernate and Deep Sleep modes allow wakeup-time versus power trade-offs

Segment LCD Drive

- LCD drive supported on all pins (common or segment)
- Operates in Deep Sleep mode with 4 bits per pin memory

Serial Communication

■ Four independent run-time reconfigurable serial communication blocks (SCBs) with reconfigurable I²C, SPI, or **UART** functionality

Timing and Pulse-Width Modulation

- Eight 16-bit timer/counter pulse-width modulator (TCPWM) blocks
- Center-aligned, Edge, and Pseudo-random modes
- Comparator-based triggering of Kill signals for motor drive and other high-reliability digital logic applications

Package Options

- 68-pin QFN package
- Up to 55 programmable GPIOs
- GPIO pins can be LCD, analog, or digital
- Drive modes, strengths, and slew rates are programmable
- Pin compatible with select PSoC 4 devices
- Packages assembled with Ultra Low Alpha (ULA) mold compounds and materials to reduce rate of alpha particle related failures

PSoC Creator Design Environment

- Integrated Development Environment (IDE) provides schematic design entry and build (with analog and digital automatic routing)
- Applications Programming Interface (API component) for all fixed-function and programmable peripherals

Industry-Standard Tool Compatibility

■ After schematic entry, development can be done with ARM-based industry-standard development tools

Cypress Semiconductor Corporation 198 Champion Court San Jose, CA 95134-1709 Document Number: 002-13261 Rev. *B Revised December 5, 2017

SHM 35-Series: SHM35920-M Family Datasheet




Contents

| Functional Definition | 4 |
|------------------------------|----|
| CPU and Memory Subsystem | 4 |
| System Resources | 4 |
| Analog Blocks | 5 |
| Fixed Function Digital | |
| GPIO | 7 |
| Special Function Peripherals | 7 |
| Pinouts | 8 |
| Power | 11 |
| Unregulated External Supply | 11 |
| Regulated External Supply | 11 |
| Development Support | |
| Documentation | 12 |
| Online | 12 |
| Tools | 12 |
| Electrical Specifications | 13 |
| Absolute Maximum Ratings | 13 |

| Device Level Specifications | 1ರ |
|---|----|
| Analog Peripherals | 18 |
| Digital Peripherals | |
| Memory | 25 |
| System Resources | |
| Ordering Information | |
| Packaging | 30 |
| Acronyms | 31 |
| Document Conventions | |
| Units of Measure | 33 |
| Revision History | 34 |
| Sales, Solutions, and Legal Information | 35 |
| Worldwide Sales and Design Support | |
| Products | 35 |
| PSoC® Solutions | 35 |
| Cypress Developer Community | 35 |
| Technical Support | 35 |



SHM 35920-M Block Diagram



The SHM35920-M devices include extensive support for programming, testing, debugging, and tracing both hardware and firmware.

The ARM Serial Wire Debug (SWD) interface supports all programming and debug features of the device.

Complete debug-on-chip functionality enables full-device debugging in the final system using the standard production device. It does not require special interfaces, debugging pods, simulators, or emulators. Only the standard programming connections are required to fully support debug.

The PSoC Creator Integrated Development Environment (IDE) provides fully integrated programming and debug support for SHM35920-M devices. The SWD interface is fully compatible with industry-standard third-party tools. The SHM35920-M family provides a level of security not possible with multi-chip application solutions or with microcontrollers. This is due to its ability to disable debug features, robust flash protection, and because

it allows customer-proprietary functionality to be implemented in on-chip programmable blocks.

The debug circuits are enabled by default and can only be disabled in firmware. If not enabled, the only way to re-enable them is to erase the entire device, clear flash protection, and reprogram the device with new firmware that enables debugging.

Additionally, all device interfaces can be permanently disabled (device security) for applications concerned about phishing attacks due to a maliciously reprogrammed device or attempts to defeat security by starting and interrupting flash programming sequences. Because all programming, debug, and test interfaces are disabled when maximum device security is enabled, SHM35920-M with device security enabled may not be returned for failure analysis. This is a trade-off the SHM35920-M allows the customer to make.



Functional Definition

CPU and Memory Subsystem

CPU

The Cortex-M0 CPU in SHM35920-M is part of the 32-bit MCU subsystem, which is optimized for low-power operation with extensive clock gating. Most instructions are 16 bits in length and execute a subset of the Thumb-2 instruction set. The Cypress implementation includes a hardware multiplier that provides a 32-bit result in one cycle. It includes a nested vectored interrupt controller (NVIC) block with 32 interrupt inputs and also includes a Wakeup Interrupt Controller (WIC), which can wake the processor up from the Deep Sleep mode allowing power to be switched off to the main processor when the chip is in the Deep Sleep mode. The Cortex-M0 CPU provides a Non-Maskable Interrupt (NMI) input, which is made available to the user when it is not in use for system functions requested by the user.

The CPU also includes a debug interface, the serial wire debug (SWD) interface, which is a 2-wire form of JTAG; the debug configuration used for SHM35920-M has four break-point (address) comparators and two watchpoint (data) comparators.

Flash

The SHM35920-M has a flash module with a flash accelerator, tightly coupled to the CPU to improve average access times from the flash block. The flash accelerator delivers 85% of single-cycle SRAM access performance on average. Part of the flash module can be used to emulate EEPROM operation if required.

SRAM

SRAM memory is retained during Hibernate.

SROM

A supervisory ROM that contains boot and configuration routines is provided.

DMA

A DMA engine, with eight channels, is provided that can do 32-bit transfers and has chainable ping-pong descriptors.

System Resources

Power System


The power system is described in detail in the section Power on page 11. It provides assurance that voltage levels are as required for each respective mode and either delay mode entry (on power-on reset (POR), for example) until voltage levels are as required for proper function or generate resets (brown-out detect (BOD)) or interrupts (low voltage detect (LVD)). SHM35920-M operates with a single external supply over the range of 1.71 to 5.5 V and has five different power modes, transitions between which are managed by the power system. SHM35920-M provides Sleep, Deep Sleep, Hibernate, and Stop low-power modes.

Clock System

The SHM35920-M clock system is responsible for providing clocks to all subsystems that require clocks and for switching between different clock sources without glitching. In addition, the clock system ensures that no meta-stable conditions occur.

The SHM35920-M clock system consists of a Watch Crystal Oscillator (WCO) running at 32 kHz, the IMO (3 to 48 MHz) and the ILO (32-kHz nominal) internal oscillators, and provision for an external clock.

Figure 1. SHM35920-M MCU Clocking Architecture



The clk_hf signal can be divided down to generate synchronous clocks for the analog and digital peripherals. There are a total of 16 clock dividers for the SHM35920-M devices, each with 16-bit divide capability. The analog clock leads the digital clocks to allow analog events to occur before digital clock-related noise is generated. The 16-bit capability allows a lot of flexibility in generating fine-grained frequency values and is fully supported in PSoC Creator.

IMO Clock Source

The IMO is the primary source of internal clocking in SHM35920-M. It is trimmed during testing to achieve the specified accuracy. Trim values are stored in nonvolatile memory. Trimming can also be done on the fly to allow in-field calibration. The IMO default frequency is 24 MHz and it can be adjusted between 3 to 48 MHz in steps of 1 MHz. IMO tolerance with Cypress-provided calibration settings is ±2%.

ILO Clock Source

The ILO is a very low power oscillator, nominally 32 kHz, which is primarily used to generate clocks for peripheral operation in Deep Sleep mode. ILO-driven counters can be calibrated to the IMO to improve accuracy. Cypress provides a software component, which does the calibration.

Crystal Oscillator

The SHM35920-M clock subsystem also includes a low-frequency crystal oscillator (32-kHz WCO) that is available during the Deep Sleep mode and can be used for Real-Time Clock (RTC) and Watchdog Timer applications.



Watchdog Timer

A watchdog timer is implemented in the clock block running from the low-frequency clock; this allows watchdog operation during Deep Sleep and generates a watchdog reset or an interrupt if not serviced before the timeout occurs. The watchdog reset is recorded in the Reset Cause register.

Reset

SHM35920-M can be reset from a variety of sources including a software reset. Reset events are asynchronous and guarantee reversion to a known state. The reset cause is recorded in a register, which is sticky through reset and allows software to determine the cause of the reset. An XRES pin is reserved for external reset to avoid complications with configuration and multiple pin functions during power-on or reconfiguration.

Voltage Reference

The SHM35920-M reference system generates all internally required references. A 1% voltage reference spec is provided for the 12-bit ADC. To allow better signal-to-noise ratios (SNR) and better absolute accuracy, it is possible to add an external bypass capacitor to the internal reference using a GPIO pin or to use an external reference for the SAR.

Analog Blocks

12-bit SAR ADC

The 12-bit SAR ADC can operate at a maximum sample rate of 806 ksps.

The block functionality is augmented for the user by adding a reference buffer to it (trimmable to $\pm 1\%$) and by providing the choice of three internal voltage references: $V_{DD},\,V_{DD}/2,$ and V_{REF} (nominally 1.024 V) as well as an external reference

through a GPIO pin. The Sample-and-Hold (S/H) aperture is programmable allowing the gain bandwidth requirements of the amplifier driving the SAR inputs, which determine its settling time, to be relaxed if required. The system performance will be 65 dB for true 12-bit precision if appropriate references are used and system noise levels permit. To improve performance in noisy conditions, it is possible to provide an external bypass (through a fixed pin location) for the internal reference amplifier.

The SAR is connected to a fixed set of pins through an 8-input sequencer (expandable to 16 inputs). The sequencer cycles through selected channels autonomously (sequencer scan) and does so with zero switching overhead (that is, the aggregate sampling bandwidth is equal to 1 Msps, whether it is for a single channel or distributed over several channels). The sequencer switching is effected through a state machine or through firmware-driven switching. A feature provided by the sequencer is buffering of each channel to reduce CPU interrupt service requirements. To accommodate signals with varying source impedance and frequency, it is possible to have different sample times programmable for each channel. In addition, the signal range specification through a pair of range registers (low and high range values) is implemented with a corresponding out-of-range interrupt if the digitized value exceeds the programmed range; this allows fast detection of out-of-range values without the necessity of having to wait for a sequencer scan to be completed and the CPU to read the values and check for out-of-range values in software.

The SAR is able to digitize the output of the on-board temperature sensor for calibration and other temperature-dependent functions. The SAR is not available in Deep Sleep and Hibernate modes as it requires a high-speed clock. The SAR operating range is 1.71 to 5.5 V.




Figure 2. SAR ADC System Diagram




Analog Multiplex Bus

The SHM35920-M consists of two concentric analog buses (Analog Mux Bus A and Analog Mux Bus B) that circumnavigate the periphery of the chip. These buses can transport analog signals from any pin to various analog blocks (including the opamps) allowing, for example, the ADC to monitor any pin on the chip. These buses are independent and can also be split into three independent sections. This allows one section to be used for general analog signal processing, and another for general-purpose digital peripherals and GPIO.

Four Opamps

The SHM35920-M devices have four opamps with comparator modes, which allow most common analog functions to be performed on-chip eliminating external components; PGAs, voltage buffers, filters, trans-impedance amplifiers, and other functions can be realized with external passives saving power, cost, and space. The on-chip opamps are designed with enough bandwidth to drive the Sample-and-Hold circuit of the ADC without requiring external buffering. The opamps can operate in the Deep Sleep mode at very low power levels. The following diagram shows one of two identical opamp pairs of the opamp subsystem.

Figure 3. Identical Opamp Pairs in Opamp Subsystem



The ovals in Figure 3 represent analog switches, which may be controlled via user firmware, the SAR sequencer, or user-defined programmable logic. The opamps (OA0 and OA1) are configurable via these switches to perform all standard opamp functions with appropriate feedback components.

The opamps (OA0 and OA1) are programmable and reconfigurable to provide standard opamp functionality via switchable feedback components, unity gain functionality for driving pins directly, or for internal use (such as buffering SAR ADC inputs as indicated in the diagram), or as true comparators.

The opamp inputs provide highly flexible connectivity and can connect directly to dedicated pins or, via the analog mux buses, to any pin on the chip. Analog switch connectivity is controllable by user firmware.

The opamps operate in Deep Sleep mode at very low currents allowing analog circuits to remain operational during Deep Sleep.

Temperature Sensor

All SHM35920-M devices have one on-chip temperature sensor. This consists of a diode, which is biased by a current source that can be disabled to save power. The temperature sensor is connected to the ADC, which digitizes the reading and produces a temperature value using Cypress-supplied software that includes calibration and linearization.

Low-power Comparators

The SHM35920-M devices have a pair of low-power comparators, which can also operate in the Deep Sleep and Hibernate modes. This allows the analog system blocks to be disabled while retaining the ability to monitor external voltage levels during low-power modes. The comparator outputs are normally synchronized to avoid meta-stability unless operating in an asynchronous power mode (Hibernate) where the system wake-up circuit is activated by a comparator switch event.

Fixed Function Digital

Timer/Counter/PWM (TCPWM) Block

The TCPWM block uses a 16-bit counter with user-programmable period length. There is a Capture register to record the count value at the time of an event (which may be an I/O event), a period register which is used to either stop or auto-reload the counter when its count is equal to the period register, and compare registers to generate compare value signals, which are used as PWM duty cycle outputs. The block also provides true and complementary outputs with programmable offset between them to allow use as deadband programmable complementary PWM outputs. It also has a Kill input to force outputs to a predetermined state; for example, this is used in motor drive systems when an overcurrent state is indicated and the PWMs driving the FETs need to be shut off immediately with no time for software intervention. The SHM35920-M has eight TCPWM blocks.

Serial Communication Blocks (SCB)

The SHM35920-M has four SCBs, which can each implement an I²C. UART, or SPI interface.

I²C Mode: The hardware I²C block implements a full multi-master and slave interface (it is capable of multimaster arbitration). This block is capable of operating at speeds of up to 1 Mbps (Fast Mode Plus) and has flexible buffering options to reduce interrupt overhead and latency for the CPU. The I²C peripheral is also capable of supporting SMBus or PMBus interfaces. In addition, the block supports an 8-deep FIFO for receive and transmit which, by increasing the time given for the CPU to read data, greatly reduces the need for clock stretching caused by the CPU not having read data on time. The FIFO mode is available in all channels and is very useful in the absence of DMA.

The I²C peripheral is compatible with the I²C Standard-mode, Fast-mode, and Fast-mode Plus devices as defined in the NXP I²C-bus specification and user manual (UM10204). The I²C bus I/O is implemented with GPIO in open-drain modes.



UART Mode: This is a full-feature UART operating at up to 1 Mbps. It supports automotive single-wire interface (LIN), infrared interface (IrDA), and SmartCard (ISO7816) protocols, all of which are minor variants of the basic UART protocol. In addition, it supports the 9-bit multiprocessor mode that allows addressing of peripherals connected over common RX and TX lines. Common UART functions such as parity error, break detect, and frame error are supported. An 8-deep FIFO allows much greater CPU service latencies to be tolerated.

SPI Mode: The SPI mode supports full Motorola SPI, TI SSP (essentially adds a start pulse used to synchronize SPI Codecs), and National Microwire (half-duplex form of SPI). The SPI block can use the FIFO and also supports an EzSPI mode in which data interchange is reduced to reading and writing an array in memory.

GPIO

The SHM35920-M has 55 GPIOs in the 68-pin QFN package. The GPIO block implements the following:

- Eight drive strength modes including strong push-pull, resistive pull-up and pull-down, weak (resistive) pull-up and pull-down, open drain and open source, input only, and disabled
- Input threshold select (CMOS or LVTTL)
- Individual control of input and output disables
- Hold mode for latching previous state (used for retaining I/O state in Deep Sleep mode and Hibernate modes)
- Selectable slew rates for dV/dt related noise control to improve FMI

The pins are organized in logical entities called ports, which are 8-bit in width. During power-on and reset, the blocks are forced to the disable state so as not to crowbar any inputs and/or cause excess turn-on current. A multiplexing network known as a high-speed I/O matrix is used to multiplex between various signals that may connect to an I/O pin. Pin locations for fixed-function peripherals are also fixed to reduce internal multiplexing complexity.

Data output and pin state registers store, respectively, the values to be driven on the pins and the states of the pins themselves.

Every I/O pin can generate an interrupt if so enabled and each I/O port has an interrupt request (IRQ) and interrupt service routine (ISR) vector associated with it (8 for SHM35920-M).

The Pins of Port 6 (up to 6 depending on the package) are overvoltage tolerant (V $_{IN}$ can exceed V $_{DD}$). The overvoltage cells will not sink more than 10 μ A when their inputs exceed V $_{DDIO}$ in compliance with I 2 C specifications.

Special Function Peripherals

LCD Segment Drive

SHM35920-M has an LCD controller, which can drive up to four commons and up to 51 segments. Any pin can be either a common or a segment pin. It uses full digital methods to drive the LCD segments requiring no generation of internal LCD voltages. The two methods used are referred to as digital correlation and PWMM

Digital correlation pertains to modulating the frequency and levels of the common and segment signals to generate the highest RMS voltage across a segment to light it up or to keep the RMS signal zero. This method is good for STN displays but may result in reduced contrast with TN (cheaper) displays.

PWM pertains to driving the panel with PWM signals to effectively use the capacitance of the panel to provide the integration of the modulated pulse-width to generate the desired LCD voltage. This method results in higher power consumption but can result in better results when driving TN displays. LCD operation is supported during Deep Sleep refreshing a small display buffer (4 bits; 1 32-bit register per port).

Page 8 of 35



Pinouts

The following is the pin list for the SHM35920-M. This shows the power supply and port pins (for example, P0.0 is Pin 0 of Port 0).

| 68 | B-QFN | 68-QFN | | | | |
|-----|-----------|--------|-------|--|--|--|
| Pin | Name | Pin | Name | | | |
| 42 | P0.0 | 7 | P2.5 | | | |
| 43 | P0.1 | 8 | P2.6 | | | |
| 44 | P0.2 | 9 | P2.7 | | | |
| 45 | P0.3 | 10 | VSSA | | | |
| 46 | P0.4 | 11 | VDDA | | | |
| 47 | P0.5 | 12 | P6.0 | | | |
| 48 | P0.6 | 13 | P6.1 | | | |
| 49 | P0.7 | 14 | P6.2 | | | |
| 50 | XRES | 15 | P6.3 | | | |
| 51 | VCCD | 16 | P6.4 | | | |
| 52 | VSSD | 17 | P6.5 | | | |
| 53 | VDDD | 18 | VSSIO | | | |
| 54 | P5.0 | 19 | P3.0 | | | |
| 55 | P5.1 | 20 | P3.1 | | | |
| 56 | P5.2 | 21 | P3.2 | | | |
| 57 | P5.3 | 22 | P3.3 | | | |
| 58 | P5.4 | 23 | P3.4 | | | |
| 59 | P5.5 | 24 | P3.5 | | | |
| 60 | VDDA | 25 | P3.6 | | | |
| 61 | VSSA | 26 | P3.7 | | | |
| 62 | P1.0 | 27 | VDDIO | | | |
| 63 | P1.1 | 28 | P4.0 | | | |
| 64 | P1.2 | 29 | P4.1 | | | |
| 65 | P1.3 | 30 | P4.2 | | | |
| 66 | P1.4 | 31 | P4.3 | | | |
| 67 | P1.5 | 32 | P4.4 | | | |
| 68 | P1.6 | 33 | P4.5 | | | |
| 1 | P1.7/VREF | 34 | P4.6 | | | |
| 2 | P2.0 | 35 | P4.7 | | | |
| 3 | P2.1 | 39 | P7.0 | | | |
| 4 | P2.2 | 40 | P7.1 | | | |
| 5 | P2.3 | 41 | P7.2 | | | |
| 6 | P2.4 | | | | | |

The pins of Port 6 are overvoltage-tolerant. Pins 36, 37, and 38 are No-Connects on the 68-pin QFN. All VSS pins must be tied together.

The output drivers of I/O Ports P0 and P7 are connected to VDDD. Output drivers of I/O Ports 1, 2, and 5 are connected to VDDA. Output drivers of I/O Ports 3, 4, and 6 are connected to VDDIO.

Document Number: 002-13261 Rev. *B



Each of the pins shown in the previous table can have multiple programmable functions as shown in the following table. Column headings refer to Analog and Alternate pin functions:

| Port/Pin | Analog | Alt. Function 1 | Alt. Function 2 | Alt. Function 3 | Alt. Function 4 | Alt. Function 5 |
|----------|------------------|-----------------------|-------------------|-----------------|------------------|----------------------|
| P0.0 | lpcomp.in_p[0] | | | | | scb[0].spi_select1:0 |
| P0.1 | lpcomp.in_n[0] | | | | | scb[0].spi_select2:0 |
| P0.2 | lpcomp.in_p[1] | | | | | scb[0].spi_select3:0 |
| P0.3 | lpcomp.in_n[1] | | | | | |
| P0.4 | wco_in | | scb[1].uart_rx:0 | | scb[1].i2c_scl:0 | scb[1].spi_mosi:1 |
| P0.5 | wco_out | | scb[1].uart_tx:0 | | scb[1].i2c_sda:0 | scb[1].spi_miso:1 |
| P0.6 | | ext_clk:0 | scb[1].uart_cts:0 | | | scb[1].spi_clk:1 |
| P0.7 | | | scb[1].uart_rts:0 | | wakeup | scb[1].spi_select0:1 |
| P5.0 | ctb1.oa0.inp | tcpwm.line[4]:2 | scb[2].uart_rx:0 | | scb[2].i2c_scl:0 | scb[2].spi_mosi:0 |
| P5.1 | ctb1.oa0.inm | tcpwm.line_compl[4]:2 | scb[2].uart_tx:0 | | scb[2].i2c_sda:0 | scb[2].spi_miso:0 |
| P5.2 | ctb1.oa0.out | tcpwm.line[5]:2 | scb[2].uart_cts:0 | | lpcomp.comp[0]:1 | scb[2].spi_clk:0 |
| P5.3 | ctb1.oa1.out | tcpwm.line_compl[5]:2 | scb[2].uart_rts:0 | | lpcomp.comp[1]:1 | scb[2].spi_select0:0 |
| P5.4 | ctb1.oa1.inm | tcpwm.line[6]:2 | | | | scb[2].spi_select1:0 |
| P5.5 | ctb1.oa1.inp | tcpwm.line_compl[6]:2 | | | | scb[2].spi_select2:0 |
| P1.0 | ctb0.oa0.inp | tcpwm.line[2]:1 | scb[0].uart_rx:1 | | scb[0].i2c_scl:0 | scb[0].spi_mosi:1 |
| P1.1 | ctb0.oa0.inm | tcpwm.line_compl[2]:1 | scb[0].uart_tx:1 | | scb[0].i2c_sda:0 | scb[0].spi_miso:1 |
| P1.2 | ctb0.oa0.out | tcpwm.line[3]:1 | scb[0].uart_cts:1 | | | scb[0].spi_clk:1 |
| P1.3 | ctb0.oa1.out | tcpwm.line_compl[3]:1 | scb[0].uart_rts:1 | | | scb[0].spi_select0:1 |
| P1.4 | ctb0.oa1.inm | tcpwm.line[6]:1 | | | | scb[0].spi_select1:1 |
| P1.5 | ctb0.oa1.inp | tcpwm.line_compl[6]:1 | | | | scb[0].spi_select2:1 |
| P1.6 | ctb0.oa0.inp_alt | tcpwm.line[7]:1 | | | | scb[0].spi_select3:1 |
| P1.7 | ctb0.oa1.inp_alt | tcpwm.line_compl[7]:1 | | | | |
| P2.0 | sarmux.0 | tcpwm.line[4]:1 | | | scb[1].i2c_scl:1 | scb[1].spi_mosi:2 |
| P2.1 | sarmux.1 | tcpwm.line_compl[4]:1 | | | scb[1].i2c_sda:1 | scb[1].spi_miso:2 |
| P2.2 | sarmux.2 | tcpwm.line[5]:1 | | | | scb[1].spi_clk:2 |
| P2.3 | sarmux.3 | tcpwm.line_compl[5]:1 | | | | scb[1].spi_select0:2 |
| P2.4 | sarmux.4 | tcpwm.line[0]:1 | | | | scb[1].spi_select1:1 |
| P2.5 | sarmux.5 | tcpwm.line_compl[0]:1 | | | | scb[1].spi_select2:1 |
| P2.6 | sarmux.6 | tcpwm.line[1]:1 | | | | scb[1].spi_select3:1 |
| P2.7 | sarmux.7 | tcpwm.line_compl[1]:1 | | | | scb[3].spi_select0:1 |
| P6.0 | | tcpwm.line[4]:0 | scb[3].uart_rx:0 | | scb[3].i2c_scl:0 | scb[3].spi_mosi:0 |
| P6.1 | | tcpwm.line_compl[4]:0 | scb[3].uart_tx:0 | | scb[3].i2c_sda:0 | scb[3].spi_miso:0 |

Document Number: 002-13261 Rev. *B



| Port/Pin | Analog | Alt. Function 1 | Alt. Function 2 | Alt. Function 3 | Alt. Function 4 | Alt. Function 5 |
|----------|------------------|-----------------------|-------------------|-----------------|------------------|----------------------|
| P6.2 | | tcpwm.line[5]:0 | scb[3].uart_cts:0 | | | scb[3].spi_clk:0 |
| P6.3 | | tcpwm.line_compl[5]:0 | scb[3].uart_rts:0 | | | scb[3].spi_select0:0 |
| P6.4 | | tcpwm.line[6]:0 | | | | scb[3].spi_select1:0 |
| P6.5 | | tcpwm.line_compl[6]:0 | | | | scb[3].spi_select2:0 |
| P3.0 | | tcpwm.line[0]:0 | scb[1].uart_rx:1 | | scb[1].i2c_scl:2 | scb[1].spi_mosi:0 |
| P3.1 | | tcpwm.line_compl[0]:0 | scb[1].uart_tx:1 | | scb[1].i2c_sda:2 | scb[1].spi_miso:0 |
| P3.2 | | tcpwm.line[1]:0 | scb[1].uart_cts:1 | | swd_data | scb[1].spi_clk:0 |
| P3.3 | | tcpwm.line_compl[1]:0 | scb[1].uart_rts:1 | | swd_clk | scb[1].spi_select0:0 |
| P3.4 | | tcpwm.line[2]:0 | | | | scb[1].spi_select1:0 |
| P3.5 | | tcpwm.line_compl[2]:0 | | | | scb[1].spi_select2:0 |
| P3.6 | | tcpwm.line[3]:0 | | | | scb[1].spi_select3:0 |
| P3.7 | | tcpwm.line_compl[3]:0 | | | | |
| P4.0 | | | scb[0].uart_rx:0 | | scb[0].i2c_scl:1 | scb[0].spi_mosi:0 |
| P4.1 | | | scb[0].uart_tx:0 | | scb[0].i2c_sda:1 | scb[0].spi_miso:0 |
| P4.2 | csd[0].c_mod | | scb[0].uart_cts:0 | | lpcomp.comp[0]:0 | scb[0].spi_clk:0 |
| P4.3 | csd[0].c_sh_tank | | scb[0].uart_rts:0 | | lpcomp.comp[1]:0 | scb[0].spi_select0:0 |
| P4.4 | | | | | | scb[0].spi_select1:2 |
| P4.5 | | | | | | scb[0].spi_select2:2 |
| P4.6 | | | | | | scb[0].spi_select3:2 |
| P4.7 | | | | | | |
| P7.0 | | tcpwm.line[0]:2 | scb[3].uart_rx:1 | | scb[3].i2c_scl:1 | scb[3].spi_mosi:1 |
| P7.1 | | tcpwm.line_compl[0]:2 | scb[3].uart_tx:1 | | scb[3].i2c_sda:1 | scb[3].spi_miso:1 |
| P7.2 | | tcpwm.line[1]:2 | scb[3].uart_cts:1 | | | scb[3].spi_clk:1 |

Descriptions of the power pin functions are as follows:

VDDD: Power supply for both analog and digital sections (where there is no V_{DDA} pin).

VDDA: Analog V_{DD} pin where package pins allow; shorted to V_{DDD} otherwise.

VDDIO: I/O pin power domain.

VSSA: Analog ground pin where package pins allow; shorted to VSS otherwise

VSS: Ground pin.

VCCD: Regulated Digital supply (1.8 V ±5%).

Port Pins can all be used as LCD Commons, LCD Segment drivers, or CSD sense and shield pins can be connected to AMUXBUS A or B or can all be used as GPIO pins that can be driven by firmware or DSI signals.



Power

The supply voltage range is 1.71 to 5.5 V with all functions and circuits operating over that range.

The SHM35920-M family allows two distinct modes of power supply operation: Unregulated External Supply and Regulated External Supply modes.

Unregulated External Supply

In this mode, the SHM35920-M is powered by an External Power Supply that can be anywhere in the range of 1.8 to 5.5 V. This range is also designed for battery-powered operation, for instance, the chip can be powered from a battery system that starts at 3.5V and works down to 1.8 V. In this mode, the internal regulator of the SHM35920-M supplies the internal logic and the VCCD output of the SHM35920-M must be bypassed to ground via an external Capacitor (in the range of 1 to 1.6 $\mu F;\, X5R$ ceramic or better).

The grounds, VSSA and VSS, must be shorted together. Bypass capacitors must be used from VDDD and VDDA to ground, typical practice for systems in this frequency range is to use a capacitor in the 1 μ F range in parallel with a smaller capacitor (0.1 μ F, for example). Note that these are simply rules of thumb and that, for critical applications, the PCB layout, lead inductance, and the Bypass capacitor parasitic should be simulated to design and obtain optimal bypassing.

| Power Supply | Bypass Capacitors |
|-------------------------|---|
| VDDD-VSS and VDDIO-VSS | 0.1 μF ceramic at each pin plus bulk capacitor 1 to 10 μF. |
| VDDA-VSSA | 0.1 μF ceramic at pin. Additional 1 μF to 10 μF bulk capacitor |
| VCCD-VSS | 1 μF ceramic capacitor at the VCCD pin |
| VREF-VSSA (optional) | The internal bandgap may be bypassed with a 1 μ F to 10 μ F capacitor for better ADC performance. |

Regulated External Supply

In this mode, the SHM35920-M is powered by an external power supply that must be within the range of 1.71 to 1.89 V (1.8 $\pm 5\%$); note that this range needs to include power supply ripple. VCCD and VDDD pins are shorted together and bypassed. The internal regulator is disabled in firmware.



Development Support

The SHM35920-M family has a rich set of documentation, development tools, and online resources to assist you during your development process.

Documentation

A suite of documentation supports the SHM35920-M family to ensure that you can find answers to your questions quickly. This section contains a list of some of the key documents.

Software User Guide: A step-by-step guide for using PSoC Creator. The software user guide shows you how the PSoC Creator build process works in detail, how to use source control with PSoC Creator, and much more.

Component Datasheets: The flexibility of PSoC allows the creation of new peripherals (components) long after the device has gone into production. Component data sheets provide all of the information needed to select and use a particular component, including a functional description, API documentation, example code, and AC/DC specifications.

Application Notes: PSoC application notes discuss a particular application of PSoC in depth; examples include temperature monitoring and on-chip filtering. Application notes often include example projects in addition to the application note document.

Technical Reference Manual: The Technical Reference Manual (TRM) contains all the technical detail you need to use a PSoC device, including a complete description of all PSoC registers.

Online

In addition to print documentation, the Cypress PSoC forums connect you with fellow PSoC users and experts in PSoC from around the world, 24 hours a day, 7 days a week.

Tools

With industry standard cores, programming, and debugging interfaces, the SHM35920-M family is part of a development tool ecosystem. Visit us at www.cypress.com/go/psoccreator for the latest information on the revolutionary, easy to use PSoC Creator IDE, supported third party compilers, programmers, debuggers, and development kits.



Electrical Specifications

Absolute Maximum Ratings

Table 1. Absolute Maximum Ratings^[1]

| Spec ID# | Parameter | Description | Min | Тур | Max | Units | Details/Conditions |
|----------|------------------------------|---|------|-----|----------------------|-------|--------------------|
| SID1 | V _{DD_ABS} | Analog or digital supply relative to V _{SS} (V _{SSD} = V _{SSA}) | -0.5 | _ | 6 | V | Absolute maximum |
| SID2 | V _{CCD_ABS} | Direct digital core voltage input relative to V _{SSD} | -0.5 | _ | 1.95 | V | Absolute maximum |
| SID3 | V _{GPIO_ABS} | GPIO voltage; V _{DDD} or V _{DDA} | -0.5 | - | V _{DD} +0.5 | V | Absolute maximum |
| SID4 | I _{GPIO_ABS} | Current per GPIO | -25 | _ | 25 | mA | Absolute maximum |
| SID5 | I _{G-PIO_injection} | GPIO injection current per pin | -0.5 | - | 0.5 | mA | Absolute maximum |
| BID44 | ESD_HBM | Electrostatic discharge human body model | 2200 | _ | _ | V | |
| BID45 | ESD_CDM | Electrostatic discharge charged device model | 500 | _ | _ | V | |
| BID46 | LU | Pin current for latch-up | -140 | _ | 140 | mA | |

Device Level Specifications

All specifications are valid for $-40~^{\circ}\text{C} \le \text{TA} \le 105~^{\circ}\text{C}$ and $\text{TJ} \le 125~^{\circ}\text{C}$, except where noted. Specifications are valid for 1.71 V to 5.5 V, except where noted.

Table 2. DC Specifications

| Spec ID# | Parameter | Description | Min | Тур | Max | Units | Details / Conditions |
|------------|-----------------------------|---|------|------|------|-------|---|
| SID53 | V_{DD} | Power Supply Input Voltage ($V_{DDA} = V_{DDD} = V_{DD}$) | 1.8 | _ | 5.5 | V | With regulator enabled |
| SID255 | V _{DDD} | Power Supply Input Voltage unregulated | 1.71 | 1.8 | 1.89 | V | Internally unregulated Supply |
| SID54 | V _{CCD} | Output voltage (for core logic) | - | 1.8 | _ | V | |
| SID55 | C _{EFC} | External Regulator voltage bypass | 1 | 1.3 | 1.6 | μF | X5R ceramic or better |
| SID56 | C _{EXC} | Power supply decoupling capacitor | _ | 1 | _ | μF | X5R ceramic or better |
| Active Mod | e, V _{DD} = 1.71 V | to 5.5 V, –40 °C to +105 °C | | | ! | | - |
| SID6 | I _{DD1} | Execute from Flash; CPU at 6 MHz | _ | 2.2 | 2.8 | mA | |
| SID7 | I _{DD2} | Execute from Flash; CPU at 12 MHz | _ | 3.7 | 4.2 | mA | |
| SID8 | I _{DD3} | Execute from Flash; CPU at 24 MHz | - | 6.7 | 7.2 | mA | |
| Sleep Mode | e, -40 °C to +10 | 05 °C | | • | • | | |
| SID21 | I _{DD16} | I ² C wakeup, WDT, and Comparators on. Regulator Off. | _ | 1.75 | 2.1 | mA | V _{DD} = 1.71 to 1.89, 6 MHz |
| SID22 | I _{DD17} | I ² C wakeup, WDT, and Comparators on. | _ | 1.7 | 2.1 | mA | V _{DD} = 1.8 to 5.5, 6 MHz |
| SID23 | I _{DD18} | I ² C wakeup, WDT, and Comparators on. Regulator Off. | _ | 2.35 | 2.8 | mA | V _{DD} = 1.71 to 1.89, 12 MHz |
| SID24 | I _{DD19} | I ² C wakeup, WDT, and Comparators on. | _ | 2.25 | 2.8 | mA | V _{DD} = 1.8 to 5.5, 12 MHz |

Note

Document Number: 002-13261 Rev. *B Page 13 of 35

Usage above the absolute maximum conditions listed in Table 1 may cause permanent damage to the device. Exposure to absolute maximum conditions for extended periods of time may affect device reliability. The maximum storage temperature is 150 °C in compliance with JEDEC Standard JESD22-A103, High Temperature Storage Life. When used below absolute maximum conditions but above normal operating conditions, the device may not operate to specification.



Table 2. DC Specifications (continued)

| Spec ID# | Parameter | Description | Min | Тур | Max | Units | Details / Conditions | | | | |
|------------------------------------|---------------------|--|-----|------|------|-------|--------------------------------|--|--|--|--|
| Deep Sleep Mode, -40 °C to + 60 °C | | | | | | | | | | | |
| SID30 | I _{DD25} | I ² C wakeup and WDT on. Regulator Off. | _ | 1.55 | 20 | μA | V _{DD} = 1.71 to 1.89 | | | | |
| SID31 | I _{DD26} | I ² C wakeup and WDT on. | _ | 1.35 | 15 | μΑ | V _{DD} = 1.8 to 3.6 | | | | |
| SID32 | I _{DD27} | I ² C wakeup and WDT on. | _ | 1.5 | 15 | μΑ | V _{DD} = 3.6 to 5.5 | | | | |
| Deep Sleep | Mode, +85 °C | | | l . | | I. | 1 | | | | |
| SID33 | I _{DD28} | I ² C wakeup and WDT on. Regulator Off. | _ | _ | 60 | μΑ | V_{DD} = 1.71 to 1.89 | | | | |
| SID34 | I _{DD29} | I ² C wakeup and WDT on. | _ | _ | 45 | μΑ | V _{DD} = 1.8 to 3.6 | | | | |
| SID35 | I _{DD30} | I ² C wakeup and WDT on. | _ | _ | 30 | μΑ | V _{DD} = 3.6 to 5.5 | | | | |
| Deep Sleep | Mode, +105 °C | | | l . | | I. | 1 | | | | |
| SID33Q | I _{DD28Q} | I ² C wakeup and WDT on. Regulator Off. | _ | _ | 135 | μΑ | V _{DD} = 1.71 to 1.89 | | | | |
| SID34Q | I _{DD29Q} | I ² C wakeup and WDT on. | _ | _ | 180 | μΑ | V _{DD} = 1.8 to 3.6 | | | | |
| SID35Q | I _{DD30Q} | I ² C wakeup and WDT on. | _ | _ | 140 | μΑ | V _{DD} = 3.6 to 5.5 | | | | |
| Hibernate N | Node, –40 °C to | + 60 °C | | l . | | I. | 1 | | | | |
| SID39 | I _{DD34} | Regulator Off. | _ | 150 | 3000 | nA | V _{DD} = 1.71 to 1.89 | | | | |
| SID40 | I _{DD35} | | _ | 150 | 1000 | nA | V _{DD} = 1.8 to 3.6 | | | | |
| SID41 | I _{DD36} | | _ | 150 | 1100 | nA | V _{DD} = 3.6 to 5.5 | | | | |
| Hibernate N | Node, +85 °C | | | I. | • | l. | 1 | | | | |
| SID42 | I _{DD37} | Regulator Off. | _ | _ | 4500 | nA | V _{DD} = 1.71 to 1.89 | | | | |
| SID43 | I _{DD38} | | _ | _ | 3500 | nA | V _{DD} = 1.8 to 3.6 | | | | |
| SID44 | I _{DD39} | | _ | _ | 3500 | nA | V _{DD} = 3.6 to 5.5 | | | | |
| Hibernate N | /lode, +105 °C | | | I. | • | l. | 1 | | | | |
| SID42Q | I _{DD37Q} | Regulator Off. | _ | _ | 19.4 | μΑ | V _{DD} = 1.71 to 1.89 | | | | |
| SID43Q | I _{DD38Q} | | _ | _ | 17 | μΑ | V _{DD} = 1.8 to 3.6 | | | | |
| SID44Q | I _{DD39Q} | | _ | _ | 16 | μΑ | V _{DD} = 3.6 to 5.5 | | | | |
| Stop Mode, | +85 °C | | | | • | I. | 1 | | | | |
| SID304 | I _{DD43A} | Stop Mode current; V _{DD} = 3.6 V | _ | 35 | 85 | nA | T = -40 °C to +60 °C | | | | |
| SID304A | I _{DD43B} | Stop Mode current; V _{DD} = 3.6 V | _ | _ | 1450 | nA | T = +85 °C | | | | |
| Stop Mode, | +105 °C | | | | | | • | | | | |
| SID304Q | I _{DD43AQ} | Stop Mode current; V _{DD} = 3.6 V | _ | _ | 5645 | nA | | | | | |
| XRES curre | ent | | | | 1 | ı | • | | | | |
| SID307 | I _{DD_XR} | Supply current while XRES asserted | _ | 2 | 5 | mA | | | | | |



Table 3. AC Specifications

| Spec ID# | Parameter | Description | Min | Тур | Max | Units | Details/ Conditions |
|----------|-------------------------|-----------------------------|-----|-----|-----|-------|--|
| SID48 | F _{CPU} | CPU frequency | DC | - | 24 | MHz | $1.71 \le V_{DD} \le 5.5$ |
| SID49 | T _{SLEEP} | Wakeup from sleep mode | _ | 0 | _ | μs | Guaranteed by characterization |
| SID50 | T _{DEEPSLEEP} | Wakeup from Deep Sleep mode | _ | _ | 25 | μs | 24 MHz IMO. Guaranteed by characterization |
| SID51 | T _{HIBERNATE} | Wakeup from Hibernate mode | _ | _ | 0.7 | ms | Guaranteed by characterization |
| SID51A | T _{STOP} | Wakeup from Stop mode | _ | _ | 2 | ms | Guaranteed by characterization |
| SID52 | T _{RESETWIDTH} | External reset pulse width | 1 | _ | _ | μs | Guaranteed by characterization |

GPIO

Table 4. GPIO DC Specifications

| Spec ID# | Parameter | Description | Min | Тур | Max | Units | Details/ Conditions |
|----------|--------------------------------|---|---------------------------|-----|---------------------------|-------|--|
| SID57 | V _{IH} ^[2] | Input voltage high threshold | 0.7 × V _{DDD} | _ | - | V | CMOS Input |
| SID57A | IIHS | Input current when Pad > V _{DDIO} for OVT inputs | - | - | 10 | μΑ | Per I ² C Spec |
| SID58 | V _{IL} | Input voltage low threshold | _ | _ | 0.3 × V _{DDD} | V | CMOS Input |
| SID241 | V _{IH} ^[2] | LVTTL input, V _{DDD} < 2.7 V | 0.7× V _{DDD} | _ | _ | V | |
| SID242 | V _{IL} | LVTTL input, V _{DDD} < 2.7 V | _ | _ | 0.3 × V _{DDD} | V | |
| SID243 | V _{IH} ^[2] | LVTTL input, V _{DDD} ≥ 2.7 V | 2.0 | _ | - | V | |
| SID244 | V _{IL} | LVTTL input, V _{DDD} ≥ 2.7 V | _ | _ | 0.8 | V | |
| SID59 | V _{OH} | Output voltage high level | V _{DDD} – 0.6 | _ | - | V | I _{OH} = 4 mA at 3 V V _{DDD} |
| SID60 | V _{OH} | Output voltage high level | V _{DDD} – 0.5 | _ | _ | V | I _{OH} = 1 mA at 1.8 V V _{DDD} |
| SID61 | V _{OL} | Output voltage low level | _ | _ | 0.6 | V | I _{OL} = 4 mA at 1.8 V V _{DDD} |
| SID62 | V _{OL} | Output voltage low level | _ | _ | 0.6 | V | I _{OL} = 8 mAat 3 V V _{DDD} |
| SID62A | V _{OL} | Output voltage low level | _ | _ | 0.4 | V | I _{OL} = 3 mAat 3 V V _{DDD} |
| SID63 | R _{PULLUP} | Pull-up resistor | 3.5 | 5.6 | 8.5 | kΩ | |
| SID64 | R _{PULLDOWN} | Pull-down resistor | 3.5 | 5.6 | 8.5 | kΩ | |
| SID65 | I _{IL} | Input leakage current (absolute value) | - | _ | 2 | nA | 25 °C, V _{DDD} = 3.0 V. Guaranteed by characterization |

Note

2. V_{IH} must not exceed V_{DDD} + 0.2 V.

Document Number: 002-13261 Rev. *B Page 15 of 35



Table 4. GPIO DC Specifications (continued)

| Spec ID# | Parameter | Description | Min | Тур | Max | Units | Details/ Conditions |
|----------|-----------------------|--|----------------------------|-----|-----|-------|--------------------------------|
| SID65A | I _{IL_CTBM} | Input leakage current (absolute value) for CTBM pins | _ | - | 4 | nA | Guaranteed by characterization |
| SID66 | C _{IN} | Input capacitance | _ | _ | 7 | pF | |
| SID67 | V _{HYSTTL} | Input hysteresis LVTTL | 25 | 40 | _ | mV | $V_{DDD} \ge 2.7 \text{ V}$ |
| SID68 | V _{HYSCMOS} | Input hysteresis CMOS | 0.05 × V _{DDD} | - | _ | mV | |
| SID69 | I _{DIODE} | Current through protection diode to V _{DD} /Vss | _ | _ | 100 | μA | Guaranteed by characterization |
| SID69A | I _{TOT_GPIO} | Maximum Total Source or Sink Chip Current | - | _ | 200 | mA | Guaranteed by characterization |

Table 5. GPIO AC Specifications

(Guaranteed by Characterization)[3]

| Spec ID# | Parameter | Description | Min | Тур | Max | Units | Details/ Conditions |
|----------|----------------------|--|-----|-----|------|-------|--|
| SID70 | T _{RISEF} | Rise time in fast strong mode | 2 | _ | 12 | ns | 3.3 V V _{DDD} , Cload = 25 pF |
| SID71 | T _{FALLF} | Fall time in fast strong mode | 2 | _ | 12 | ns | 3.3 V V _{DDD} , Cload = 25 pF |
| SID72 | T _{RISES} | Rise time in slow strong mode | 10 | - | 60 | ns | 3.3 V V _{DDD} , Cload = 25 pF |
| SID73 | T _{FALLS} | Fall time in slow strong mode | 10 | - | 60 | ns | 3.3 V V _{DDD} , Cload = 25 pF |
| SID74 | F _{GPIOUT1} | GPIO Fout;3.3 V \leq V _{DDD} \leq 5.5 V. Fast strong mode. | - | - | 24 | MHz | 90/10%, 25 pF load, 60/40 duty cycle |
| SID75 | F _{GPIOUT2} | GPIO Fout;1.7 $V \le V_{DDD} \le 3.3 \text{ V. Fast}$ strong mode. | - | - | 16.7 | MHz | 90/10%, 25 pF load, 60/40 duty cycle |
| SID76 | F _{GPIOUT3} | GPIO Fout;3.3 V \leq V _{DDD} \leq 5.5 V. Slow strong mode. | _ | - | 7 | MHz | 90/10%, 25 pF load, 60/40 duty cycle |
| SID245 | F _{GPIOUT4} | GPIO Fout;1.7 V \leq V _{DDD} \leq 3.3 V. Slow strong mode. | - | - | 3.5 | MHz | 90/10%, 25 pF load, 60/40 duty cycle |
| SID246 | F _{GPIOIN} | GPIO input operating frequency; 1.71 V \leq V _{DDD} \leq 5.5 V | _ | _ | 48 | MHz | 90/10% V _{IO} |

Document Number: 002-13261 Rev. *B Page 16 of 35

Note
3. Simultaneous switching transitions on many fully-loaded GPIO pins may cause ground perturbations depending on several factors including PCB and decoupling capacitor design. For applications that are very sensitive to ground perturbations, the slower GPIO slew rate setting may be used.



XRES

Table 6. XRES DC Specifications

| Spec ID# | Parameter | Description | Min | Тур | Max | Units | Details/ Conditions |
|----------|----------------------|---|---------------------------|-----|---------------------------|-------|--------------------------------|
| SID77 | V _{IH} | Input voltage high threshold | 0.7 × V _{DDD} | - | _ | V | CMOS Input |
| SID78 | V _{IL} | Input voltage low threshold | _ | - | 0.3 × V _{DDD} | V | CMOS Input |
| SID79 | R _{PULLUP} | Pull-up resistor | 3.5 | 5.6 | 8.5 | kΩ | |
| SID80 | C _{IN} | Input capacitance | _ | 3 | - | pF | |
| SID81 | V _{HYSXRES} | Input voltage hysteresis | _ | 100 | - | mV | Guaranteed by characterization |
| SID82 | I _{DIODE} | Current through protection diode to V _{DDD} /V _{SS} | _ | - | 100 | μA | Guaranteed by characterization |

Table 7. XRES AC Specifications

| Spec ID# | Parameter | Description | Min | Тур | Max | Units | Details/ Conditions |
|----------|-------------------------|-------------------|-----|-----|-----|-------|--------------------------------|
| SID83 | T _{RESETWIDTH} | Reset pulse width | 1 | 1 | 1 | μs | Guaranteed by characterization |

Document Number: 002-13261 Rev. *B Page 17 of 35



Analog Peripherals

Opamp

Table 8. Opamp Specifications

(Guaranteed by Characterization)

| Spec ID# | Parameter | Description | Min | Тур | Max | Units | Details/ Conditions |
|----------|--------------------------|--|-------|------|---------------|-------|--|
| | I _{DD} | Opamp block current. No load. | _ | _ | _ | _ | |
| SID269 | I _{DD_HI} | Power = high | - | 1100 | 1850 | μA | |
| SID270 | I _{DD_MED} | Power = medium | _ | 550 | 950 | μΑ | |
| SID271 | I _{DD_LOW} | Power = low | _ | 150 | 350 | μΑ | |
| | GBW | Load = 20 pF, 0.1 mA. V _{DDA} = 2.7 V | _ | _ | _ | _ | |
| SID272 | GBW_HI | Power = high | 6 | _ | _ | MHz | |
| SID273 | GBW_MED | Power = medium | 4 | _ | _ | MHz | |
| SID274 | GBW_LO | Power = low | _ | 1 | _ | MHz | |
| | I _{OUT_MAX} | V _{DDA} ≥2.7 V, 500 mV from rail | _ | _ | _ | _ | |
| SID275 | I _{OUT_MAX_HI} | Power = high | 10 | _ | _ | mA | |
| SID276 | I _{OUT_MAX_MID} | Power = medium | 10 | _ | _ | mA | |
| SID277 | I _{OUT_MAX_LO} | Power = low | _ | 5 | _ | mA | |
| | I _{OUT} | V _{DDA} = 1.71 V, 500 mV from rail | _ | _ | _ | _ | |
| SID278 | I _{OUT_MAX_HI} | Power = high | 4 | _ | _ | mA | |
| SID279 | I _{OUT_MAX_MID} | Power = medium | 4 | _ | _ | mA | |
| SID280 | I _{OUT_MAX_LO} | Power = low | _ | 2 | _ | mA | |
| SID281 | V _{IN} | Input voltage range | -0.05 | _ | VDDA - 0.2 | V | Charge-pump on, V _{DDA} ≥ 2.7 V |
| SID282 | V _{CM} | Input common mode voltage | -0.05 | _ | VDDA - 0.2 | V | Charge-pump on, V _{DDA} ≥ 2.7 V |
| | V _{OUT} | V _{DDA} ≥ 2.7 V | _ | _ | _ | | |
| SID283 | V _{OUT_1} | Power = high, Iload=10 mA | 0.5 | _ | VDDA - 0.5 | V | |
| SID284 | V _{OUT_2} | Power = high, Iload=1 mA | 0.2 | _ | VDDA - 0.2 | V | |
| SID285 | V _{OUT_3} | Power = medium, Iload=1 mA | 0.2 | _ | VDDA - 0.2 | V | |
| SID286 | V _{OUT_4} | Power = low, Iload=0.1 mA | 0.2 | _ | VDDA - 0.2 | V | |
| SID288 | V _{OS_TR} | Offset voltage, trimmed | 1 | ±0.5 | 1 | mV | High mode |
| SID288A | V _{OS_TR} | Offset voltage, trimmed | _ | ±1 | _ | mV | Medium mode |
| SID288B | V _{OS_TR} | Offset voltage, trimmed | _ | ±2 | _ | mV | Low mode |
| SID290 | V _{OS_DR_TR} | Offset voltage drift, trimmed | -10 | ±3 | 10 | μV/°C | High mode. T _A ≤ 85 °C. |
| SID290Q | V _{OS_DR_TR} | Offset voltage drift, trimmed | 15 | ±3 | 15 | μV/°C | High mode. T _A ≤ 105 °C |
| SID290A | V _{OS_DR_TR} | Offset voltage drift, trimmed | _ | ±10 | _ | μV/°C | Medium mode |
| SID290B | V _{OS_DR_TR} | Offset voltage drift, trimmed | _ | ±10 | _ | μV/°C | Low mode |
| SID291 | CMRR | DC Common mode rejection ratio. High-power mode. Common Model voltage range from 0.5 V to VDDA - 0.5 V. | 60 | 70 | - | dB | V _{DDD} = 3.6 V |
| SID292 | PSRR | At 1 kHz, 100-mV ripple | 70 | 85 | _ | dB | V _{DDD} = 3.6 V |
| | Noise | | _ | _ | _ | _ | |

Document Number: 002-13261 Rev. *B



Table 8. Opamp Specifications

(Guaranteed by Characterization) (continued)

| Spec ID# | Parameter | Description | Min | Тур | Max | Units | Details/ Conditions |
|------------|------------------|--|-----|------|-----|---------|--|
| SID293 | V _{N1} | Input referred, 1 Hz - 1GHz, power = high | - | 94 | - | μVrms | |
| SID294 | V _{N2} | Input referred, 1 kHz, power = high | _ | 72 | _ | nV/rtHz | |
| SID295 | V_{N3} | Input referred, 10kHz, power = high | _ | 28 | _ | nV/rtHz | |
| SID296 | V _{N4} | Input referred, 100kHz, power = high | _ | 15 | _ | nV/rtHz | |
| SID297 | Cload | Stable up to maximum load. Performance specs at 50 pF. | _ | _ | 125 | pF | |
| SID298 | Slew_rate | Cload = 50 pF, Power = High, V _{DDA} ≥ 2.7 V | 6 | _ | - | V/µs | |
| SID299 | T_op_wake | From disable to enable, no external RC dominating | - | 25 | _ | μs | |
| SID299A | OL_GAIN | Open Loop Gain | _ | 90 | - | dB | |
| | Comp_mode | Comparator mode; 50 mV drive, Trise = Tfall (approx.) | - | - | - | | |
| SID300 | T _{PD1} | Response time; power = high | _ | 150 | _ | ns | |
| SID301 | T _{PD2} | Response time; power = medium | - | 400 | _ | ns | |
| SID302 | T _{PD3} | Response time; power = low | _ | 2000 | _ | ns | |
| SID303 | Vhyst_op | Hysteresis | _ | 10 | - | mV | |
| Deep Sleep | Mode | Mode 2 is lowest current range. Mode 1 has higher GBW. | | | | | Deep Sleep mode. $V_{DDA} \ge 2.7 \text{ V.}$ |
| SID_DS_1 | IDD_HI_M1 | Mode 1, High current | - | 1400 | - | uA | 25 °C |
| SID_DS_2 | IDD_MED_M1 | Mode 1, Medium current | _ | 700 | _ | uA | 25 °C |
| SID_DS_3 | IDD_LOW_M1 | Mode 1, Low current | _ | 200 | _ | uA | 25 °C |
| SID_DS_4 | IDD_HI_M2 | Mode 2, High current | _ | 120 | _ | uA | 25 °C |
| SID_DS_5 | IDD_MED_M2 | Mode 2, Medium current | _ | 60 | _ | uA | 25 °C |
| SID_DS_6 | IDD_LOW_M2 | Mode 2, Low current | _ | 15 | _ | uA | 25 °C |
| SID_DS_7 | GBW_HI_M1 | Mode 1, High current | _ | 4 | _ | MHz | 25 °C |
| SID_DS_8 | GBW_MED_M1 | Mode 1, Medium current | _ | 2 | _ | MHz | 25 °C |
| SID_DS_9 | GBW_LOW_M1 | Mode 1, Low current | - | 0.5 | _ | MHz | 25 °C |
| SID_DS_10 | GBW_HI_M2 | Mode 2, High current | - | 0.5 | - | MHz | 20-pF load, no DC load 0.2 V to V _{DDA} -1.5 V |
| SID_DS_11 | GBW_MED_M2 | Mode 2, Medium current | - | 0.2 | - | MHz | 20-pF load, no DC load 0.2 V to V _{DDA} -1.5 V |
| SID_DS_12 | GBW_LOW_M2 | Mode 2, Low current | - | 0.1 | - | MHz | 20-pF load, no DC load 0.2 V to V _{DDA} -1.5 V |
| SID_DS_13 | VOS_HI_M1 | Mode 1, High current | - | 5 | - | mV | With trim 25 °C, 0.2 V to V _{DDA} -1.5 V |
| SID_DS_14 | VOS_MED_M1 | Mode 1, Medium current | - | 5 | _ | mV | With trim 25 °C, 0.2 V to V_{DDA} -1.5 V |
| SID_DS_15 | VOS_LOW_M1 | Mode 1, Low current | - | 5 | _ | mV | With trim 25 °C, 0.2 V to V_{DDA} -1.5 V |
| SID_DS_16 | VOS_HI_M2 | Mode 2, High current | _ | 5 | _ | mV | With trim 25 °C, 0.2 V to V_{DDA} -1.5 V |
| SID_DS_17 | VOS_MED_M2 | Mode 2, Medium current | - | 5 | - | mV | With trim 25 °C, 0.2 V to V_{DDA} -1.5 V |

Document Number: 002-13261 Rev. *B



Table 8. Opamp Specifications

(Guaranteed by Characterization) (continued)

| Spec ID# | Parameter | Description | Min | Тур | Max | Units | Details/ Conditions |
|-----------|-------------|------------------------|-----|-----|-----|-------|---|
| SID_DS_18 | VOS_LOW_M2 | Mode 2, Low current | 1 | 5 | ı | mV | With trim 25 °C, 0.2 V to V _{DDA} -1.5 V |
| SID_DS_19 | IOUT_HI_M1 | Mode 1, High current | _ | 10 | ı | mA | Output is 0.5 V to VDDA-0.5 V |
| SID_DS_20 | IOUT_MED_M1 | Mode 1, Medium current | _ | 10 | - | mA | Output is 0.5 V to VDDA-0.5 V |
| SID_DS_21 | IOUT_LOW_M1 | Mode 1, Low current | _ | 4 | 1 | mA | Output is 0.5 V to VDDA-0.5 V |
| SID_DS_22 | IOUT_HI_M2 | Mode 2, High current | _ | 1 | 1 | mA | Output is 0.5 V to V _{DDA} -0.5 V |
| SID_DS_23 | IOUT_MED_M2 | Mode 2, Medium current | - | 1 | - | mA | Output is 0.5 V to V _{DDA} -0.5 V |
| SID_DS_24 | IOUT_LOW_M2 | Mode 2, Low current | _ | 0.5 | _ | mA | Output is 0.5 V to V _{DDA} -0.5 V |

Comparator

Table 9. Comparator DC Specifications

| Spec ID# | Parameter | Description | Min | Тур | Max | Units | Details/ Conditions |
|----------|----------------------|--|-----|-----|----------------------------|-------|---|
| SID85 | V _{OFFSET2} | Input offset voltage, Common Mode voltage range from 0 to V _{DD} -1 | - | _ | ±4 | mV | |
| SID85A | V _{OFFSET3} | Input offset voltage. Ultra low-power mode ($V_{DDD} \ge 2.2 \text{ V}$ for Temp < 0 °C, $V_{DDD} \ge 1.8 \text{ V}$ for Temp > 0 °C). | - | ±12 | - | mV | |
| SID86 | V _{HYST} | Hysteresis when enabled, Common Mode voltage range from 0 to V _{DD} -1. | - | 10 | 35 | mV | Guaranteed by characterization |
| SID87 | V _{ICM1} | Input common mode voltage in normal mode | 0 | _ | V _{DDD} -0.1 | V | Modes 1 and 2. |
| SID247 | V _{ICM2} | Input common mode voltage in low power mode | 0 | _ | V _{DDD} | V | |
| SID247A | V _{ICM3} | Input common mode voltage in ultra low power mode ($V_{DDD} \ge 2.2 \text{ V for Temp} < 0 ^{\circ}\text{C}, V_{DDD} \ge 1.8 \text{ V for Temp} > 0 ^{\circ}\text{C}$) | 0 | _ | V _{DDD} – 1.15 | V | |
| SID88 | CMRR | Common mode rejection ratio | 50 | - | _ | dB | V _{DDD} ≥ 2.7 V. Guaranteed by characterization |
| SID88A | CMRR | Common mode rejection ratio | 42 | - | _ | dB | V _{DDD} < 2.7 V. Guaranteed by characterization |
| SID89 | I _{CMP1} | Block current, normal mode | _ | _ | 400 | μA | Guaranteed by characterization |
| SID248 | I _{CMP2} | Block current, low power mode | _ | _ | 100 | μA | Guaranteed by characterization |
| SID259 | I _{CMP3} | Block current, ultra low power mode (V _{DDD} ≥ 2.2 V for Temp < 0 °C, V _{DDD} ≥ 1.8 V for Temp > 0 °C) | - | 6 | 28 | μA | Guaranteed by characterization |
| SID90 | Z _{CMP} | DC input impedance of comparator | 35 | _ | _ | МΩ | Guaranteed by characterization |

Document Number: 002-13261 Rev. *B Page 20 of 35



Table 10. Comparator AC Specifications

(Guaranteed by Characterization)

| Spec ID# | Parameter | Description | Min | Тур | Max | Units | Details/Conditions |
|----------|--------------------|--|-----|-----|-----|-------|--------------------|
| SID91 | T _{RESP1} | Response time, normal mode | _ | _ | 110 | ns | 50-mV overdrive |
| SID258 | T _{RESP2} | Response time, low power mode | _ | _ | 200 | ns | 50-mV overdrive |
| SID92 | T _{RESP3} | Response time, ultra low power mode $(V_{DDD} \ge 2.2 \text{ V for Temp} < 0 ^{\circ}\text{C}, V_{DDD} \ge 1.8 \text{ V for Temp} > 0 ^{\circ}\text{C})$ | - | - | 15 | μs | 200-mV overdrive |

Temperature Sensor

Table 11. Temperature Sensor Specifications

| Spec ID# | Parameter | Description | Min | Тур | Max | Units | Details/Conditions |
|----------|----------------------|-----------------------------|------------|-----|-----|-------|--------------------|
| SID93 | T _{SENSACC} | Temperature sensor accuracy | – 5 | ±1 | +5 | °C | –40 to +85 °C |

SAR ADC

Table 12. SAR ADC DC Specifications

| Spec ID# | Parameter | Description | Min | Тур | Max | Units | Details/Conditions |
|----------|-----------|------------------------------------|-----------------|-----|-----------|-------|--|
| SID94 | A_RES | Resolution | _ | - | 12 | bits | |
| SID95 | A_CHNIS_S | Number of channels - single ended | _ | _ | 16 | | 8 full speed |
| SID96 | A-CHNKS_D | Number of channels - differential | _ | _ | 8 | | Diff inputs use neighboring I/O |
| SID97 | A-MONO | Monotonicity | _ | _ | _ | | Yes. Based on characterization |
| SID98 | A_GAINERR | Gain error | _ | _ | ±0.1 | % | With external reference. |
| SID99 | A_OFFSET | Input offset voltage | _ | _ | 2 | mV | Measured with 1-V V _{REF.} |
| SID100 | A_ISAR | Current consumption | _ | _ | 1 | mA | |
| SID101 | A_VINS | Input voltage range - single ended | V _{SS} | _ | V_{DDA} | V | Based on device characterization |
| SID102 | A_VIND | Input voltage range - differential | V _{SS} | - | V_{DDA} | V | Based on device characterization |
| SID103 | A_INRES | Input resistance | _ | _ | 2.2 | ΚΩ | Based on device characterization |
| SID104 | A_INCAP | Input capacitance | - | _ | 10 | pF | Based on device characterization |

Table 13. SAR ADC AC Specifications

(Guaranteed by Characterization)

| Spec ID# | Parameter | Description | Min | Тур | Max | Units | Details/Conditions |
|----------|-----------|--|-----|-----|-----|-------|--------------------|
| SID106 | A_PSRR | Power supply rejection ratio | 70 | _ | - | dB | |
| SID107 | A_CMRR | Common mode rejection ratio | 66 | - | _ | dB | Measured at 1 V |
| SID108 | A_SAMP_1 | Sample rate with external reference bypass cap | _ | - | 806 | ksps | |

Document Number: 002-13261 Rev. *B Page 21 of 35



Table 13. SAR ADC AC Specifications

(Guaranteed by Characterization) (continued)

| Spec ID# | Parameter | Description | Min | Тур | Max | Units | Details/Conditions |
|----------|-----------|---|------|-----|-----------------|-------|---|
| SID108A | A_SAMP_2 | Sample rate with no bypass cap. Reference = V _{DD} | _ | - | 500 | ksps | |
| SID108B | A_SAMP_3 | Sample rate with no bypass cap. Internal reference | _ | - | 100 | ksps | |
| SID109 | A_SNDR | Signal-to-noise and distortion ratio (SINAD) | 66 | _ | - | dB | F _{IN} = 10 kHz |
| SID111 | A_INL | Integral non linearity | -1.4 | - | +1.4 | LSB | V _{DD} = 1.71 to 5.5, 806 Ksps, Vref = 1 to 5.5. |
| SID111A | A_INL | Integral non linearity | -1.4 | - | +1.4 | LSB | V_{DDD} = 1.71 to 3.6, 806 Ksps, Vref = 1.71 to V_{DDD} . |
| SID111B | A_INL | Integral non linearity | -1.4 | 1 | +1.4 | LSB | V _{DDD} = 1.71 to 5.5, 500 Ksps, Vref = 1 to 5.5. |
| SID112 | A_DNL | Differential non linearity | -0.9 | 1 | +1.35 | LSB | V _{DDD} = 1.71 to 5.5, 806 Ksps, Vref = 1 to 5.5. |
| SID112A | A_DNL | Differential non linearity | -0.9 | - | +1.35 | LSB | V _{DDD} = 1.71 to 3.6, 806 Ksps, Vref = 1.71 to V _{DDD} . |
| SID112B | A_DNL | Differential non linearity | -0.9 | _ | +1.35 | LSB | V _{DDD} = 1.71 to 5.5, 500 Ksps, Vref = 1 to 5.5. |
| SID113 | A_THD | Total harmonic distortion | _ | _ | - 65 | dB | F _{IN} = 10 kHz. |

CSD

Table 14. IDAC Specification

| Spec ID# | Parameter | Description | Min | Тур | Max | Units | Details/Conditions | | | |
|----------|-------------------|--|-----|-------|-----|-------|--------------------|--|--|--|
| CSD Spec | CSD Specification | | | | | | | | | |
| SID309 | IDAC1 | DNL for 8-bit resolution | -1 | _ | 1 | LSB | | | | |
| SID310 | IDAC1 | INL for 8-bit resolution | -3 | - | 3 | LSB | | | | |
| SID311 | IDAC2 | DNL for 7-bit resolution | -1 | - | 1 | LSB | | | | |
| SID312 | IDAC2 | INL for 7-bit resolution | -3 | - | 3 | LSB | | | | |
| SID314 | IDAC1_CRT1 | Output current of Idac1 (8-bits) in High range | _ | 612 | - | μΑ | | | | |
| SID314A | IDAC1_CRT2 | Output current of Idac1(8-bits) in Low range | _ | 306 | - | μA | | | | |
| SID315 | IDAC2_CRT1 | Output current of Idac2 (7-bits) in High range | _ | 304.8 | - | μA | | | | |
| SID315A | IDAC2_CRT2 | Output current of Idac2 (7-bits) in Low range | _ | 152.4 | _ | μA | | | | |

Document Number: 002-13261 Rev. *B Page 22 of 35



Digital Peripherals

The following specifications apply to the Timer/Counter/PWM peripheral in timer mode.

Timer/Counter/PWM

Table 15. TCPWM Specifications

(Guaranteed by Characterization)

| Spec ID# | Parameter | Description | Min | Тур | Max | Units | Details/Conditions |
|--------------|-----------|--|------|-----|-----|-------|--|
| SID.TCPWM.1 | ITCPWM1 | Block current consumption at 3 MHz | 1 | _ | 45 | μA | All modes (Timer/Counter/PWM) |
| SID.TCPWM.2 | ITCPWM2 | Block current consumption at 12 MHz | _ | - | 155 | μA | All modes (Timer/Counter/PWM) |
| SID.TCPWM.2A | ITCPWM3 | Block current consumption at 48 MHz | _ | _ | 650 | μA | All modes (Timer/Counter/PWM) |
| SID.TCPWM.3 | TCPWMFREQ | Operating frequency | _ | _ | Fc | MHz | Fc max = Fcpu. Maximum = 24 MHz |
| SID.TCPWM.4 | TPWMENEXT | Input Trigger Pulse Width for all Trigger Events | 2/Fc | _ | - | ns | Trigger Events can be Stop, Start, Reload, Count, Capture, or Kill depending on which mode of operation is selected. |
| SID.TCPWM.5 | TPWMEXT | Output Trigger Pulse widths | 2/Fc | - | - | ns | Minimum possible width of Overflow, Underflow, and CC (Counter equals Compare value) trigger outputs |
| SID.TCPWM.5A | TCRES | Resolution of Counter | 1/Fc | _ | - | ns | Minimum time between successive counts |
| SID.TCPWM.5B | PWMRES | PWM Resolution | 1/Fc | - | _ | ns | Minimum pulse width of PWM Output |
| SID.TCPWM.5C | QRES | Quadrature inputs resolution | 1/Fc | _ | - | ns | Minimum pulse width between Quadrature phase inputs. |

²C

Table 16. Fixed I²C DC Specifications

(Guaranteed by Characterization)

| Spec ID# | Parameter | Description | Min | Тур | Max | Units | Details/Conditions |
|----------|-------------------|---|-----|-----|-----|-------|--------------------|
| SID149 | I _{I2C1} | Block current consumption at 100 kHz | _ | _ | 50 | μA | |
| SID150 | I _{I2C2} | Block current consumption at 400 kHz | _ | _ | 135 | μA | |
| SID151 | I _{I2C3} | Block current consumption at 1 Mbps | _ | _ | 310 | μA | |
| SID152 | I _{I2C4} | I ² C enabled in Deep Sleep mode | _ | _ | 1.4 | μA | |

Table 17. Fixed I²C AC Specifications

(Guaranteed by Characterization)

| Spec ID# | Parameter | Description | Min | Тур | Max | Units | Details/Conditions |
|----------|-------------------|-------------|-----|-----|-----|-------|--------------------|
| SID153 | F _{I2C1} | Bit rate | - | - | 1 | Mbps | |

Document Number: 002-13261 Rev. *B Page 23 of 35



LCD Direct Drive

Table 18. LCD Direct Drive DC Specifications

(Guaranteed by Characterization)

| Spec ID# | Parameter | Description | Min | Тур | Max | Units | Details/Conditions |
|----------|-----------------------|---|-----|-----|------|-------|-------------------------------------|
| SID154 | I _{LCDLOW} | Operating current in low power mode | _ | 5 | _ | μA | 16 × 4 small segment disp. at 50 Hz |
| SID155 | C _{LCDCAP} | LCD capacitance per segment/common driver | - | 500 | 5000 | pF | Guaranteed by Design |
| SID156 | LCD _{OFFSET} | Long-term segment offset | _ | 20 | _ | mV | |
| SID157 | I _{LCDOP1} | PWM Mode current. 5-V bias. 24-MHz IMO | _ | 0.6 | - | mA | 32 × 4 segments. 50 Hz, 25 °C |
| SID158 | I _{LCDOP2} | PWM Mode current. 3.3-V bias. 24-MHz IMO. | _ | 0.5 | - | mA | 32 × 4 segments. 50 Hz, 25 °C |

Table 19. LCD Direct Drive AC Specifications

(Guaranteed by Characterization)

| Spec ID# | Parameter | Description | Min | Тур | Max | Units | Details/Conditions |
|----------|------------------|----------------|-----|-----|-----|-------|--------------------|
| SID159 | F _{LCD} | LCD frame rate | 10 | 50 | 150 | Hz | |

Table 20. Fixed UART DC Specifications

(Guaranteed by Characterization)

| Spec ID# | Parameter | Description | Min | Тур | Max | Units | Details/Conditions |
|----------|--------------------|---|-----|-----|-----|-------|--------------------|
| SID160 | I _{UART1} | Block current consumption at 100 Kbits/sec | _ | ı | 55 | μA | |
| SID161 | I _{UART2} | Block current consumption at 1000 Kbits/sec | - | - | 312 | μA | |

Table 21. Fixed UART AC Specifications

(Guaranteed by Characterization)

| Spec ID# | Parameter | Description | Min | Тур | Max | Units | Details/Conditions |
|----------|-------------------|-------------|-----|-----|-----|-------|--------------------|
| SID162 | F _{UART} | Bit rate | - | _ | 1 | Mbps | |

SPI Specifications

Table 22. Fixed SPI DC Specifications

(Guaranteed by Characterization)

| Spec ID# | Parameter | Description | Min | Тур | Max | Units | Details/Conditions |
|----------|-------------------|--|-----|-----|-----|-------|--------------------|
| SID163 | I _{SPI1} | Block current consumption at 1 Mbits/sec | - | - | 360 | μA | |
| SID164 | I _{SPI2} | Block current consumption at 4 Mbits/sec | - | _ | 560 | μA | |
| SID165 | I _{SPI3} | Block current consumption at 8 Mbits/sec | - | - | 600 | μA | |

Table 23. Fixed SPI AC Specifications

(Guaranteed by Characterization)

| Spec ID# | Parameter | Description | Min | Тур | Max | Units | Details/Conditions |
|----------|------------------|---|-----|-----|-----|-------|--------------------|
| SID166 | F _{SPI} | SPI operating frequency (master; 6X oversampling) | _ | - | 8 | MHz | |

Document Number: 002-13261 Rev. *B Page 24 of 35



Table 24. Fixed SPI Master mode AC Specifications

(Guaranteed by Characterization)

| Spec ID# | Parameter | Description | Min | Тур | Max | Units | Details/Conditions |
|----------|------------------|---|-----|-----|-----|-------|--------------------|
| SID167 | T _{DMO} | MOSI valid after Sclock driving edge | _ | _ | 15 | ns | |
| SID168 | T _{DSI} | MISO valid before Sclock capturing edge. Full clock, late MISO Sampling used | 20 | _ | _ | ns | |
| SID169 | T _{HMO} | Previous MOSI data hold time with respect to capturing edge at Slave | 0 | _ | - | ns | |

Table 25. Fixed SPI Slave mode AC Specifications

(Guaranteed by Characterization)

| Spec ID# | Parameter | Description | Min | Тур | Max | Units | Details/Conditions |
|----------|----------------------|---|-----|-----|----------------------|-------|--------------------|
| SID170 | T _{DMI} | MOSI valid before Sclock capturing edge | 40 | _ | _ | ns | |
| SID171 | T _{DSO} | MISO valid after Sclock driving edge | - | _ | 42 + 3 × (1/FCPU) | ns | |
| SID171A | T _{DSO_ext} | MISO valid after Sclock driving edge in Ext. Clock mode | - | _ | 48 | ns | |
| SID172 | T _{HSO} | Previous MISO data hold time | 0 | _ | _ | ns | |
| SID172A | T _{SSELSCK} | SSEL Valid to first SCK Valid edge | 100 | _ | _ | ns | |

Memory

Table 26. Flash DC Specifications

| Spec ID# | Parameter | Description | Min | Тур | Max | Units | Details/Conditions |
|----------|-----------|---------------------------|------|-----|-----|-------|--------------------|
| SID173 | V_{PE} | Erase and program voltage | 1.71 | 1 | 5.5 | ٧ | |

Table 27. Flash AC Specifications

| Spec ID# | Parameter | Description | Min | Тур | Max | Units | Details/Conditions |
|----------|--------------------------|---|-------|-----|-----|---------|---------------------------------|
| SID174 | T _{ROWWRITE} | Row (block) write time (erase and program) | _ | _ | 20 | ms | Row (block) = 128 bytes |
| SID175 | T _{ROWERASE} | Row erase time | - | - | 13 | ms | |
| SID176 | T _{ROWPROGRAM} | Row program time after erase | _ | _ | 7 | ms | |
| SID178 | T _{BULKERASE} | Bulk erase time (128 KB) | _ | - | 35 | ms | |
| SID179 | T _{SECTORERASE} | Sector erase time (8 KB) | - | - | 15 | ms | |
| SID180 | T _{DEVPROG} | Total device program time | _ | - | 15 | seconds | Guaranteed by characterization |
| SID181 | F _{END} | Flash endurance | 100 K | _ | - | cycles | Guaranteed by characterization |
| SID182 | F _{RET} | Flash retention. $T_A \le 55$ °C, 100 K P/E cycles | 20 | _ | - | years | Guaranteed by characterization |
| SID182A | | Flash retention. $T_A \le 85$ °C, 10 K P/E cycles | 10 | _ | _ | years | Guaranteed by characterization |
| SID182B | F _{RETQ} | Flash retention. $T_A \le 105$ °C, 10K P/E cycles, \le three years at $T_A \ge 85$ °C | 10 | 20 | _ | years | Guaranteed by characterization. |

Document Number: 002-13261 Rev. *B Page 25 of 35



System Resources

Power-on-Reset (POR) with Brown Out

Table 28. Imprecise Power On Reset (PRES)

| Spec ID# | Parameter | Description | Min | Тур | Max | Units | Details/Conditions |
|----------|-----------------------|----------------------|------|-----|------|-------|--------------------------------|
| SID185 | V _{RISEIPOR} | Rising trip voltage | 0.80 | _ | 1.45 | V | Guaranteed by characterization |
| SID186 | V _{FALLIPOR} | Falling trip voltage | 0.75 | _ | 1.4 | V | Guaranteed by characterization |
| SID187 | V _{IPORHYST} | Hysteresis | 15 | ı | 200 | mV | Guaranteed by characterization |

Table 29. Precise Power On Reset (POR)

| Spec ID# | Parameter | Description | Min | Тур | Max | Units | Details/Conditions |
|----------|------------------------|--|------|-----|-----|-------|--------------------------------|
| SID190 | V _{FALLPPOR} | BOD trip voltage in active and sleep modes | 1.64 | _ | _ | V | Guaranteed by characterization |
| SID192 | V _{FALLDPSLP} | BOD trip voltage in Deep Sleep | 1.4 | _ | _ | V | Guaranteed by characterization |

Voltage Monitors

Table 30. Voltage Monitors DC Specifications

| Spec ID# | Parameter | Description | Min | Тур | Max | Units | Details/Conditions |
|----------|--------------------|--------------------------|------|------|------|-------|--------------------------------|
| SID195 | V _{LVI1} | LVI_A/D_SEL[3:0] = 0000b | 1.71 | 1.75 | 1.79 | V | |
| SID196 | V_{LVI2} | LVI_A/D_SEL[3:0] = 0001b | 1.76 | 1.80 | 1.85 | V | |
| SID197 | V_{LVI3} | LVI_A/D_SEL[3:0] = 0010b | 1.85 | 1.90 | 1.95 | V | |
| SID198 | V_{LVI4} | LVI_A/D_SEL[3:0] = 0011b | 1.95 | 2.00 | 2.05 | V | |
| SID199 | V _{LVI5} | LVI_A/D_SEL[3:0] = 0100b | 2.05 | 2.10 | 2.15 | V | |
| SID200 | V _{LVI6} | LVI_A/D_SEL[3:0] = 0101b | 2.15 | 2.20 | 2.26 | V | |
| SID201 | V _{LVI7} | LVI_A/D_SEL[3:0] = 0110b | 2.24 | 2.30 | 2.36 | V | |
| SID202 | V_{LVI8} | LVI_A/D_SEL[3:0] = 0111b | 2.34 | 2.40 | 2.46 | V | |
| SID203 | V _{LVI9} | LVI_A/D_SEL[3:0] = 1000b | 2.44 | 2.50 | 2.56 | V | |
| SID204 | V _{LVI10} | LVI_A/D_SEL[3:0] = 1001b | 2.54 | 2.60 | 2.67 | V | |
| SID205 | V _{LVI11} | LVI_A/D_SEL[3:0] = 1010b | 2.63 | 2.70 | 2.77 | V | |
| SID206 | V _{LVI12} | LVI_A/D_SEL[3:0] = 1011b | 2.73 | 2.80 | 2.87 | V | |
| SID207 | V _{LVI13} | LVI_A/D_SEL[3:0] = 1100b | 2.83 | 2.90 | 2.97 | V | |
| SID208 | V _{LVI14} | LVI_A/D_SEL[3:0] = 1101b | 2.93 | 3.00 | 3.08 | V | |
| SID209 | V _{LVI15} | LVI_A/D_SEL[3:0] = 1110b | 3.12 | 3.20 | 3.28 | V | |
| SID210 | V _{LVI16} | LVI_A/D_SEL[3:0] = 1111b | 4.39 | 4.50 | 4.61 | V | |
| SID211 | LVI_IDD | Block current | _ | _ | 100 | μA | Guaranteed by characterization |

Table 31. Voltage Monitors AC Specifications

| Spec ID# | Parameter | Description | Min | Тур | Max | Units | Details/Conditions |
|----------|----------------------|---------------------------|-----|-----|-----|-------|--------------------------------|
| SID212 | T _{MONTRIP} | Voltage monitor trip time | _ | _ | 1 | μs | Guaranteed by characterization |

Document Number: 002-13261 Rev. *B Page 26 of 35



SWD Interface

Table 32. SWD Interface Specifications

| Spec ID# | Parameter | Description | Min | Тур | Max | Units | Details/Conditions |
|----------|--------------|--|--------|-----|-------|-------|----------------------------------|
| SID213 | F_SWDCLK1 | $3.3~V \leq V_{DD} \leq 5.5~V$ | _ | 1 | 14 | MHz | SWDCLK ≤ 1/3 CPU clock frequency |
| SID214 | F_SWDCLK2 | $1.71 \text{ V} \le \text{V}_{DD} \le 3.3 \text{ V}$ | _ | 1 | 7 | | SWDCLK ≤ 1/3 CPU clock frequency |
| SID215 | T_SWDI_SETUP | T = 1/f SWDCLK | 0.25*T | - | _ | | Guaranteed by characterization |
| SID216 | T_SWDI_HOLD | T = 1/f SWDCLK | 0.25*T | 1 | - | ns | Guaranteed by characterization |
| SID217 | T_SWDO_VALID | T = 1/f SWDCLK | _ | 1 | 0.5*T | | Guaranteed by characterization |
| SID217A | T_SWDO_HOLD | T = 1/f SWDCLK | 1 | | _ | ns | Guaranteed by characterization |

Internal Main Oscillator

Table 33. IMO DC Specifications

(Guaranteed by Design)

| Spec ID# | Parameter | Description | Min | Тур | Max | Units | Details/Conditions |
|----------|-------------------|---------------------------------|-----|-----|------|-------|--------------------|
| SID218 | I _{IMO1} | IMO operating current at 48 MHz | _ | _ | 1000 | μΑ | |
| SID219 | I _{IMO2} | IMO operating current at 24 MHz | _ | _ | 325 | μΑ | |
| SID220 | I _{IMO3} | IMO operating current at 12 MHz | _ | _ | 225 | μΑ | |
| SID221 | I _{IMO4} | IMO operating current at 6 MHz | - | _ | 180 | μΑ | |
| SID222 | I _{IMO5} | IMO operating current at 3 MHz | - | _ | 150 | μΑ | |

Table 34. IMO AC Specifications

| Spec ID# | Parameter | Description | Min | Тур | Max | Units | Details/Conditions |
|----------|-------------------------|--------------------------------------|-----|-----|-----|-------|--|
| SID223 | F _{IMOTOL1} | Frequency variation from 3 to 48 MHz | _ | - | ±2 | % | ±3% if T _A > 85 °C and IMO frequency < 24 MHz |
| SID226 | T _{STARTIMO} | IMO startup time | _ | _ | 12 | μs | |
| SID227 | T _{JITRMSIMO1} | RMS Jitter at 3 MHz | _ | 156 | _ | ps | |
| SID228 | T _{JITRMSIMO2} | RMS Jitter at 24 MHz | _ | 145 | _ | ps | |
| SID229 | T _{JITRMSIMO3} | RMS Jitter at 48 MHz | _ | 139 | 1 | ps | |

Internal Low-Speed Oscillator

Table 35. ILO DC Specifications

(Guaranteed by Design)

| Spec ID# | Parameter | Description | Min | Тур | Max | Units | Details/Conditions |
|----------|----------------------|---------------------------------|-----|-----|------|-------|--------------------------------|
| SID231 | I _{ILO1} | ILO operating current at 32 kHz | _ | 0.3 | 1.05 | μA | Guaranteed by Characterization |
| SID233 | I _{ILOLEAK} | ILO leakage current | _ | 2 | 15 | nA | Guaranteed by Design |

Document Number: 002-13261 Rev. *B Page 27 of 35



Table 36. ILO AC Specifications

| Spec ID# | Parameter | Description | Min | Тур | Max | Units | Details/Conditions |
|----------|------------------------|--------------------------|-----|-----|-----|-------|---|
| SID234 | T _{STARTILO1} | ILO startup time | _ | _ | 2 | ms | Guaranteed by characterization |
| SID236 | T _{ILODUTY} | ILO duty cycle | 40 | 50 | 60 | % | Guaranteed by characterization |
| SID237 | F _{ILOTRIM1} | 32 kHz trimmed frequency | 15 | 32 | 50 | kHz | Max ILO frequency is 70 kHz if T _A > 85 °C |

Table 37. External Clock Specifications

| Spec ID# | Parameter | Description | Min | Тур | Max | Units | Details/Conditions |
|----------|------------|---|-----|-----|-----|-------|--------------------------------|
| SID305 | ExtClkFreq | External Clock input Frequency | 0 | ı | 48 | | Guaranteed by characterization |
| SID306 | ExtClkDuty | Duty cycle; Measured at V _{DD/2} | 45 | _ | 55 | | Guaranteed by characterization |

Table 38. Watch Crystal Oscillator (WCO) Specifications

| Spec ID# | Parameter | Description | Min | Тур | Max | Units | Details / Conditions |
|----------|---------------------|--|------|--------|------|-------|--------------------------------|
| IMO WCO- | PLL calibrated | d mode | | | | | 1 |
| SID330 | IMO _{WCO1} | Frequency variation with IMO set to 3 MHz | -0.6 | _ | 0.6 | % | Does not include WCO tolerance |
| SID331 | IMO _{WCO2} | Frequency variation with IMO set to 5 MHz | -0.4 | _ | 0.4 | % | Does not include WCO tolerance |
| SID332 | IMO _{WCO3} | Frequency variation with IMO set to 7 MHz or 9 MHz | -0.3 | _ | 0.3 | % | Does not include WCO tolerance |
| SID333 | IMO _{WCO4} | All other IMO frequency settings | -0.2 | _ | 0.2 | % | Does not include WCO tolerance |
| WCO Spec | ifications | | | | | | |
| SID398 | F _{WCO} | Crystal frequency | _ | 32.768 | | kHz | |
| SID399 | F _{TOL} | Frequency tolerance | _ | 50 | 250 | ppm | With 20-ppm crystal. |
| SID400 | ESR | Equivalent series resistance | _ | 50 | _ | kΩ | |
| SID401 | PD | Drive level | - | _ | 1 | μW | |
| SID402 | T _{START} | Startup time | - | _ | 500 | ms | |
| SID403 | C _L | Crystal load capacitance | 6 | _ | 12.5 | pF | |
| SID404 | C ₀ | Crystal shunt capacitance | 1 | 1.35 | - | pF | |
| SID405 | I _{WCO1} | Operating current (high power mode) | _ | _ | 8 | uA | |

Table 39. Block Specs

| Spec ID# | Parameter | Description | Min | Тур | Max | Units | Details/Conditions |
|----------|------------------------|---|-----|-----|-----|---------|--|
| SID257 | T _{WS24} * | Number of wait states at 24 MHz | 1 | _ | _ | | CPU execution from Flash |
| SID260 | V _{REFSAR} | Trimmed internal reference to SAR | -1 | - | +1 | % | Percentage of Vbg (1.024 V). Guaranteed by characterization |
| SID261 | F _{SARINTREF} | SAR operating speed without external reference bypass | _ | 1 | 100 | ksps | 12-bit resolution. Guaranteed by characterization |
| SID262 | T _{CLKSWITCH} | Clock switching from clk1 to clk2 in clk1 periods | 3 | - | 4 | Periods | Guaranteed by design |

Document Number: 002-13261 Rev. *B Page 28 of 35



Ordering Information

The SHM35920-M family part numbers and features are listed in the following table.

| | | | | MCU | Core | | | | | igita | | I/C |) | |
|---------------------|---------------------|------------|-----------|----------|----------------------|-------|---------------|-----|------------------|-------|--------------|------------|------|---------|
| Part Number | Max CPU Speed (MHz) | Flash (KB) | SRAM (KB) | ADC | IDAC | Opamp | LP Comparator | CSD | Direct LCD Drive | UDBs | TCPWM Blocks | SCB Blocks | GPIO | Package |
| CYSHM35924I-M068LTI | 24 | 64 | 8 | 806 ksps | 1× 7-bit 1× 8-bit | 2 | 2 | 1 | ~ | _ | 8 | 4 | 55 | 68-QFN |
| CYSHM35925I-M068LTI | 24 | 128 | 16 | 806 ksps | 1× 7-bit 1× 8-bit | 2 | 2 | _ | / | - | 8 | 4 | 55 | 68-QFN |

The nomenclature used in the preceding table is based on the following part numbering convention:

| Field | Description | Values | Meaning |
|-------|--|---------|---|
| CY | Company ID | CY | Cypress |
| SHM | Marketing Code | SHM | System Hardware Manager |
| 3 | Architecture | 3 | Third Generation |
| Α | Product Family | 5 | Full Programmable |
| В | Analog Channels | 9 | Programmable (Limited by IO) |
| С | Signal Processing Engine: Processing Core | 2 | ARM Cortex M0 |
| | | 2 | 16 KB |
| | 0: | 3 | 32 KB |
| D | Signal Processing Engine: Flash Size | 4 | 64 KB |
| | | 5 | 128 KB |
| | | 6 | 256 KB |
| Е | Product Type | | Intelligent Analog |
| _ | i Toddict Type | Р | Programmable Analog |
| | | S | SHM 35000 S-Class |
| F | Device Class | М | SHM 35000 M-Class |
| | | L | SHM 35000 L-Class |
| GHI | Package Pins | 000-999 | Number of Pins on Package |
| | | BZ | BGA |
| | | AX | TQFP |
| JK | Package Type | LT | QFN |
| | | PV | SSOP |
| | | FN | CSP |
| L | Temperature Grade | I | Industrial |
| М | Tape and Reel | Т | Tape and Reel N/A for other packages |

Document Number: 002-13261 Rev. *B



Packaging

The description of the SHM35920-M package dimensions follows.

Table 40. Packaging Dimensions

| Spec ID# | Package | Description | Package Dwg # |
|----------|------------|-------------------------------------|---------------|
| PKG_1 | 68-pin QFN | 68 QFN, 8 mm x 8 mm x 1.0 mm height | 001-09618 |

Table 41. Package Characteristics

| Parameter | Description | Conditions | Min | Тур | Max | Units |
|----------------|--------------------------------------|------------|-----|------|-----|---------|
| T _A | Operating ambient temperature | | -40 | 25 | 85 | °C |
| T_J | Operating junction temperature | | -40 | - | 100 | °C |
| T_JA | Package θ _{JA} (68-pin QFN) | | _ | 16.8 | _ | °C/Watt |
| T_JC | Package θ _{JC} (68-pin QFN) | | _ | 2.9 | _ | °C/Watt |


Table 42. Solder Reflow Peak Temperature

| Package | Maximum Peak Temperature | Maximum Time at Peak Temperature |
|--------------|--------------------------|----------------------------------|
| All packages | 260 °C | 30 seconds |

Table 43. Package Moisture Sensitivity Level (MSL), IPC/JEDEC J-STD-2

| Package | MSL |
|--------------|-------|
| All packages | MSL 3 |

Figure 4. 68-Pin 8 × 8 × 1.0 mm QFN Package Outline



NOTES:

- 1. MATCH AREA IS SOLDERABLE EXPOSED METAL.
- 2. REFERENCE JEDEC#: MO-220
- 3. PACKAGE WEIGHT: 17 \pm 2mg
- 4. ALL DIMENSIONS ARE IN MILLIMETERS

001-09618 *E



Acronyms

Table 44. Acronyms Used in this Document

| Acronym | Description |
|------------------|---|
| abus | analog local bus |
| ADC | analog-to-digital converter |
| AG | analog global |
| АНВ | AMBA (advanced microcontroller bus architecture) high-performance bus, an ARM data transfer bus |
| ALU | arithmetic logic unit |
| AMUXBUS | analog multiplexer bus |
| API | application programming interface |
| APSR | application program status register |
| ARM [®] | advanced RISC machine, a CPU architecture |
| ATM | automatic thump mode |
| BW | bandwidth |
| CAN | Controller Area Network, a communications protocol |
| CMRR | common-mode rejection ratio |
| CPU | central processing unit |
| CRC | cyclic redundancy check, an error-checking protocol |
| DAC | digital-to-analog converter, see also IDAC, VDAC |
| DFB | digital filter block |
| DIO | digital input/output, GPIO with only digital capabilities, no analog. See GPIO. |
| DMIPS | Dhrystone million instructions per second |
| DMA | direct memory access, see also TD |
| DNL | differential nonlinearity, see also INL |
| DNU | do not use |
| DR | port write data registers |
| DSI | digital system interconnect |
| DWT | data watchpoint and trace |
| ECC | error correcting code |
| ECO | external crystal oscillator |
| EEPROM | electrically erasable programmable read-only memory |
| EMI | electromagnetic interference |
| EMIF | external memory interface |
| EOC | end of conversion |
| EOF | end of frame |
| EPSR | execution program status register |
| ESD | electrostatic discharge |

Table 44. Acronyms Used in this Document (continued)

| ETM embedded trace macrocell FIR finite impulse response, see also IIR FPB flash patch and breakpoint FS full-speed GPIO general-purpose input/output, applies to a PSoC pin HVI high-voltage interrupt, see also LVI, LVD IC integrated circuit IDAC current DAC, see also DAC, VDAC IDE integrated development environment I ² C, or IIC Inter-Integrated Circuit, a communications protocol IIR infinite impulse response, see also FIR ILO internal low-speed oscillator, see also IMO IMO internal main oscillator, see also IMO INL integral nonlinearity, see also DNL I/O input/output, see also GPIO, DIO, SIO, USBIO IPOR initial power-on reset IPSR interrupt program status register IRQ interrupt request ITM instrumentation trace macrocell LCD liquid crystal display LIN Local Interconnect Network, a communications protocol. LR link register LUT lookup table LVD low-voltage detect, see also LVI LVI low-voltage interrupt, see also HVI LVTTL low-voltage transistor-transistor logic MAC multiply-accumulate MCU microcontroller unit MISO master-in slave-out NC no connect NMI nonmaskable interrupt NRZ non-return-to-zero NVIC nested vectored interrupt controller NVL nonvolatile latch, see also WOL opamp operational amplifier PAL programmable array logic, see also PLD PC program counter | Acronym | Description |
|--|--------------------------|--|
| FPB flash patch and breakpoint FS full-speed GPIO general-purpose input/output, applies to a PSoC pin HVI high-voltage interrupt, see also LVI, LVD IC integrated circuit IDAC current DAC, see also DAC, VDAC IDE integrated development environment I²C, or IIC Inter-Integrated Circuit, a communications protocol IIR infinite impulse response, see also FIR ILO internal low-speed oscillator, see also IMO IMO internal main oscillator, see also ILO INL integral nonlinearity, see also DNL I/O input/output, see also GPIO, DIO, SIO, USBIO IPOR initial power-on reset IPSR interrupt program status register IRQ interrupt request ITM instrumentation trace macrocell LCD liquid crystal display LIN Local Interconnect Network, a communications protocol. LR link register LUT lookup table LVD low-voltage detect, see also LVI LVI low-voltage interrupt, see also HVI LVTTL low-voltage transistor-transistor logic MAC multiply-accumulate MCU microcontroller unit MISO master-in slave-out NC no connect NMI nonmaskable interrupt NRZ non-return-to-zero NVIC nested vectored interrupt controller NVL nonvolatile latch, see also WOL opamp operational amplifier PAL programmable array logic, see also PLD PC | ETM | embedded trace macrocell |
| FS full-speed GPIO general-purpose input/output, applies to a PSoC pin HVI high-voltage interrupt, see also LVI, LVD IC integrated circuit IDAC current DAC, see also DAC, VDAC IDE integrated development environment I²C, or IIC Inter-Integrated Circuit, a communications protocol IIR infinite impulse response, see also FIR ILO internal low-speed oscillator, see also IMO IMO internal main oscillator, see also ILO INL integral nonlinearity, see also DNL I/O input/output, see also GPIO, DIO, SIO, USBIO IPOR initial power-on reset IPSR interrupt program status register IRQ interrupt request ITM instrumentation trace macrocell LCD liquid crystal display LIN Local Interconnect Network, a communications protocol. LR link register LUT lookup table LVD low-voltage detect, see also LVI LVI low-voltage interrupt, see also HVI LVTTL low-voltage transistor-transistor logic MAC multiply-accumulate MCU microcontroller unit MISO master-in slave-out NC no connect NMI nonmaskable interrupt NRZ non-return-to-zero NVIC nested vectored interrupt controller NVL nonvolatile latch, see also WOL opamp operational amplifier PAL programmable array logic, see also PLD PC | FIR | finite impulse response, see also IIR |
| GPIO general-purpose input/output, applies to a PSoC pin HVI high-voltage interrupt, see also LVI, LVD IC integrated circuit IDAC current DAC, see also DAC, VDAC IDE integrated development environment I ² C, or IIC Inter-Integrated Circuit, a communications protocol IIR infinite impulse response, see also FIR ILO internal low-speed oscillator, see also IMO IMO internal main oscillator, see also IMO IMO integral nonlinearity, see also DNL I/O input/output, see also GPIO, DIO, SIO, USBIO IPOR initial power-on reset IPSR interrupt program status register IRQ interrupt request ITM instrumentation trace macrocell LCD liquid crystal display LIN Local Interconnect Network, a communications protocol. LR link register LUT lookup table LVD low-voltage detect, see also LVI LVI low-voltage interrupt, see also HVI LVTTL low-voltage transistor-transistor logic MAC multiply-accumulate MCU microcontroller unit MISO master-in slave-out NC no connect NMI nonmaskable interrupt NRZ non-return-to-zero NVIC nested vectored interrupt controller NVL nonvolatile latch, see also WOL opamp operational amplifier PAL programmable array logic, see also PLD PC program counter | FPB | flash patch and breakpoint |
| pin HVI high-voltage interrupt, see also LVI, LVD IC integrated circuit IDAC current DAC, see also DAC, VDAC IDE integrated development environment I ² C, or IIC Inter-Integrated Circuit, a communications protocol IIR infinite impulse response, see also FIR ILO internal low-speed oscillator, see also IMO IMO internal main oscillator, see also ILO INL integral nonlinearity, see also DNL I/O input/output, see also GPIO, DIO, SIO, USBIO IPOR initial power-on reset IPSR interrupt program status register IRQ interrupt request ITM instrumentation trace macrocell LCD liquid crystal display LIN Local Interconnect Network, a communications protocol. LR link register LUT lookup table LVD low-voltage detect, see also LVI LVI low-voltage interrupt, see also HVI LVTTL low-voltage transistor-transistor logic MAC multiply-accumulate MCU microcontroller unit MISO master-in slave-out NC no connect NMI nonmaskable interrupt NRZ non-return-to-zero NVIC nested vectored interrupt controller NVL nonvolatile latch, see also WOL opamp operational amplifier PAL programmable array logic, see also PLD PC program counter | FS | full-speed |
| IC integrated circuit IDAC current DAC, see also DAC, VDAC IDE integrated development environment I ² C, or IIC Inter-Integrated Circuit, a communications protocol IIR infinite impulse response, see also FIR ILO internal low-speed oscillator, see also IMO IMO internal main oscillator, see also ILO INL integral nonlinearity, see also DNL I/O input/output, see also GPIO, DIO, SIO, USBIO IPOR initial power-on reset IPSR interrupt program status register IRQ interrupt request ITM instrumentation trace macrocell LCD liquid crystal display LIN Local Interconnect Network, a communications protocol. LR link register LUT lookup table LVD low-voltage detect, see also LVI LVI low-voltage interrupt, see also HVI LVTTL low-voltage transistor-transistor logic MAC multiply-accumulate MCU microcontroller unit MISO master-in slave-out NC no connect NMI nonmaskable interrupt NRZ non-return-to-zero NVIC nested vectored interrupt controller NVL nonvolatile latch, see also PLD PC program counter | GPIO | 17. |
| IDAC current DAC, see also DAC, VDAC IDE integrated development environment I²C, or IIC Inter-Integrated Circuit, a communications protocol IIR infinite impulse response, see also FIR ILO internal low-speed oscillator, see also IMO IMO internal main oscillator, see also ILO INL integral nonlinearity, see also DNL I/O input/output, see also GPIO, DIO, SIO, USBIO IPOR initial power-on reset IPSR interrupt program status register IRQ interrupt request ITM instrumentation trace macrocell LCD liquid crystal display LIN Local Interconnect Network, a communications protocol. LR link register LUT lookup table LVD low-voltage detect, see also LVI LVI low-voltage interrupt, see also HVI LVTTL low-voltage transistor-transistor logic MAC multiply-accumulate MCU microcontroller unit MISO master-in slave-out NC no connect NMI nonmaskable interrupt NRZ non-return-to-zero NVIC nested vectored interrupt controller NVL nonvolatile latch, see also PLD PC program counter | HVI | high-voltage interrupt, see also LVI, LVD |
| IDE integrated development environment I ² C, or IIC Inter-Integrated Circuit, a communications protocol IIR infinite impulse response, see also FIR ILO internal low-speed oscillator, see also IMO IMO internal main oscillator, see also ILO INL integral nonlinearity, see also DNL I/O input/output, see also GPIO, DIO, SIO, USBIO IPOR initial power-on reset IPSR interrupt program status register IRQ interrupt request ITM instrumentation trace macrocell LCD liquid crystal display LIN Local Interconnect Network, a communications protocol. LR link register LUT lookup table LVD low-voltage detect, see also LVI LVI low-voltage interrupt, see also HVI LVTTL low-voltage transistor-transistor logic MAC multiply-accumulate MCU microcontroller unit MISO master-in slave-out NC no connect NMI nonmaskable interrupt NRZ non-return-to-zero NVIC nested vectored interrupt controller NVL nonvolatile latch, see also WOL opamp operational amplifier PAL programmable array logic, see also PLD PC program counter | IC | integrated circuit |
| I ² C, or IIC Inter-Integrated Circuit, a communications protocol IIR infinite impulse response, see also FIR ILO internal low-speed oscillator, see also IMO IMO internal main oscillator, see also ILO INL integral nonlinearity, see also DNL I/O input/output, see also GPIO, DIO, SIO, USBIO IPOR initial power-on reset IPSR interrupt program status register IRQ interrupt request ITM instrumentation trace macrocell LCD liquid crystal display LIN Local Interconnect Network, a communications protocol. LR link register LUT lookup table LVD low-voltage detect, see also LVI LVI low-voltage interrupt, see also HVI LVTTL low-voltage transistor-transistor logic MAC multiply-accumulate MCU microcontroller unit MISO master-in slave-out NC no connect NMI nonmaskable interrupt NRZ non-return-to-zero NVIC nested vectored interrupt controller NVL nonvolatile latch, see also WOL opamp operational amplifier PAL programmable array logic, see also PLD PC program counter | IDAC | current DAC, see also DAC, VDAC |
| IIR infinite impulse response, see also FIR ILO internal low-speed oscillator, see also IMO IMO internal main oscillator, see also ILO INL integral nonlinearity, see also DNL I/O input/output, see also GPIO, DIO, SIO, USBIO IPOR initial power-on reset IPSR interrupt program status register IRQ interrupt request ITM instrumentation trace macrocell LCD liquid crystal display LIN Local Interconnect Network, a communications protocol. LR link register LUT lookup table LVD low-voltage detect, see also LVI LVI low-voltage interrupt, see also HVI LVTTL low-voltage transistor-transistor logic MAC multiply-accumulate MCU microcontroller unit MISO master-in slave-out NC no connect NMI nonmaskable interrupt NRZ non-return-to-zero NVIC nested vectored interrupt controller NVL nonvolatile latch, see also WOL Opamp operational amplifier PAL programmable array logic, see also PLD PC program counter | IDE | integrated development environment |
| ILO internal low-speed oscillator, see also IMO internal main oscillator, see also ILO INL integral nonlinearity, see also DNL I/O input/output, see also GPIO, DIO, SIO, USBIO IPOR initial power-on reset IPSR interrupt program status register IRQ interrupt request ITM instrumentation trace macrocell IcDD Iquid crystal display IIN Local Interconnect Network, a communications protocol. LR Iink register IUT lookup table IVD low-voltage detect, see also LVI IOW-voltage interrupt, see also HVI IVI Iow-voltage transistor-transistor logic MAC multiply-accumulate MCU microcontroller unit MISO master-in slave-out NC no connect NMI nonmaskable interrupt controller NVL nonvolatile latch, see also WOL opamp operational amplifier PAL program counter | I ² C, or IIC | |
| IMO internal main oscillator, see also ILO INL integral nonlinearity, see also DNL I/O input/output, see also GPIO, DIO, SIO, USBIO IPOR initial power-on reset IPSR interrupt program status register IRQ interrupt request ITM instrumentation trace macrocell LCD liquid crystal display LIN Local Interconnect Network, a communications protocol. LR link register LUT lookup table LVD low-voltage detect, see also LVI LVI low-voltage interrupt, see also HVI LVTTL low-voltage transistor-transistor logic MAC multiply-accumulate MCU microcontroller unit MISO master-in slave-out NC no connect NMI nonmaskable interrupt NRZ non-return-to-zero NVIC nested vectored interrupt controller NVL nonvolatile latch, see also WOL opamp operational amplifier PAL programmable array logic, see also PLD PC program counter | IIR | infinite impulse response, see also FIR |
| INL integral nonlinearity, see also DNL I/O input/output, see also GPIO, DIO, SIO, USBIO IPOR initial power-on reset IPSR interrupt program status register IRQ interrupt request ITM instrumentation trace macrocell LCD liquid crystal display LIN Local Interconnect Network, a communications protocol. LR link register LUT lookup table LVD low-voltage detect, see also LVI LVI low-voltage interrupt, see also HVI LVTTL low-voltage transistor-transistor logic MAC multiply-accumulate MCU microcontroller unit MISO master-in slave-out NC no connect NMI nonmaskable interrupt NRZ non-return-to-zero NVIC nested vectored interrupt controller NVL nonvolatile latch, see also WOL opamp operational amplifier PAL programmable array logic, see also PLD PC program counter | ILO | internal low-speed oscillator, see also IMO |
| I/O input/output, see also GPIO, DIO, SIO, USBIO IPOR initial power-on reset IPSR interrupt program status register IRQ interrupt request ITM instrumentation trace macrocell IcD liquid crystal display Local Interconnect Network, a communications protocol. LR link register LUT lookup table LVD low-voltage detect, see also LVI LVI low-voltage interrupt, see also HVI LVTTL low-voltage transistor-transistor logic MAC multiply-accumulate MCU microcontroller unit MISO master-in slave-out NC no connect NMI nonmaskable interrupt NRZ non-return-to-zero NVIC nested vectored interrupt controller NVL nonvolatile latch, see also WOL programmable array logic, see also PLD PC program counter | IMO | internal main oscillator, see also ILO |
| IPOR initial power-on reset IPSR interrupt program status register IRQ interrupt request ITM instrumentation trace macrocell LCD liquid crystal display LIN Local Interconnect Network, a communications protocol. LR link register LUT lookup table LVD low-voltage detect, see also LVI LVI low-voltage interrupt, see also HVI LVTTL low-voltage transistor-transistor logic MAC multiply-accumulate MCU microcontroller unit MISO master-in slave-out NC no connect NMI nonmaskable interrupt NRZ non-return-to-zero NVIC nested vectored interrupt controller NVL nonvolatile latch, see also WOL opamp operational amplifier PAL programmable array logic, see also PLD PC program counter | INL | integral nonlinearity, see also DNL |
| IPSR interrupt program status register IRQ interrupt request ITM instrumentation trace macrocell LCD liquid crystal display LIN Local Interconnect Network, a communications protocol. LR link register LUT lookup table LVD low-voltage detect, see also LVI LVI low-voltage interrupt, see also HVI LVTTL low-voltage transistor-transistor logic MAC multiply-accumulate MCU microcontroller unit MISO master-in slave-out NC no connect NMI nonmaskable interrupt NRZ non-return-to-zero NVIC nested vectored interrupt controller NVL nonvolatile latch, see also WOL opamp operational amplifier PAL programmable array logic, see also PLD PC program counter | I/O | input/output, see also GPIO, DIO, SIO, USBIO |
| IRQ interrupt request ITM instrumentation trace macrocell LCD liquid crystal display LIN Local Interconnect Network, a communications protocol. LR link register LUT lookup table LVD low-voltage detect, see also LVI LVI low-voltage interrupt, see also HVI LVTTL low-voltage transistor-transistor logic MAC multiply-accumulate MCU microcontroller unit MISO master-in slave-out NC no connect NMI nonmaskable interrupt NRZ non-return-to-zero NVIC nested vectored interrupt controller NVL nonvolatile latch, see also WOL opamp operational amplifier PAL programmable array logic, see also PLD PC program counter | IPOR | initial power-on reset |
| ITM instrumentation trace macrocell LCD liquid crystal display LIN Local Interconnect Network, a communications protocol. LR link register LUT lookup table LVD low-voltage detect, see also LVI LVI low-voltage interrupt, see also HVI LVTTL low-voltage transistor-transistor logic MAC multiply-accumulate MCU microcontroller unit MISO master-in slave-out NC no connect NMI nonmaskable interrupt NRZ non-return-to-zero NVIC nested vectored interrupt controller NVL nonvolatile latch, see also WOL opamp operational amplifier PAL programmable array logic, see also PLD PC program counter | IPSR | interrupt program status register |
| LCD liquid crystal display LIN Local Interconnect Network, a communications protocol. LR link register LUT lookup table LVD low-voltage detect, see also LVI LVI low-voltage interrupt, see also HVI LVTTL low-voltage transistor-transistor logic MAC multiply-accumulate MCU microcontroller unit MISO master-in slave-out NC no connect NMI nonmaskable interrupt NRZ non-return-to-zero NVIC nested vectored interrupt controller NVL nonvolatile latch, see also WOL opamp operational amplifier PAL programmable array logic, see also PLD PC program counter | IRQ | interrupt request |
| LIN Local Interconnect Network, a communications protocol. LR link register LUT lookup table LVD low-voltage detect, see also LVI LVI low-voltage interrupt, see also HVI LVTTL low-voltage transistor-transistor logic MAC multiply-accumulate MCU microcontroller unit MISO master-in slave-out NC no connect NMI nonmaskable interrupt NRZ non-return-to-zero NVIC nested vectored interrupt controller NVL nonvolatile latch, see also WOL opamp operational amplifier PAL programmable array logic, see also PLD PC program counter | ITM | instrumentation trace macrocell |
| protocol. LR link register LUT lookup table LVD low-voltage detect, see also LVI LVI low-voltage interrupt, see also HVI LVTTL low-voltage transistor-transistor logic MAC multiply-accumulate MCU microcontroller unit MISO master-in slave-out NC no connect NMI nonmaskable interrupt NRZ non-return-to-zero NVIC nested vectored interrupt controller NVL nonvolatile latch, see also WOL opamp operational amplifier PAL programmable array logic, see also PLD PC program counter | LCD | liquid crystal display |
| LUT lookup table LVD low-voltage detect, see also LVI LVI low-voltage interrupt, see also HVI LVTTL low-voltage transistor-transistor logic MAC multiply-accumulate MCU microcontroller unit MISO master-in slave-out NC no connect NMI nonmaskable interrupt NRZ non-return-to-zero NVIC nested vectored interrupt controller NVL nonvolatile latch, see also WOL opamp operational amplifier PAL programmable array logic, see also PLD PC program counter | LIN | |
| LVD low-voltage detect, see also LVI LVI low-voltage interrupt, see also HVI LVTTL low-voltage transistor-transistor logic MAC multiply-accumulate MCU microcontroller unit MISO master-in slave-out NC no connect NMI nonmaskable interrupt NRZ non-return-to-zero NVIC nested vectored interrupt controller NVL nonvolatile latch, see also WOL opamp operational amplifier PAL programmable array logic, see also PLD PC program counter | LR | link register |
| LVI low-voltage interrupt, see also HVI LVTTL low-voltage transistor-transistor logic MAC multiply-accumulate MCU microcontroller unit MISO master-in slave-out NC no connect NMI nonmaskable interrupt NRZ non-return-to-zero NVIC nested vectored interrupt controller NVL nonvolatile latch, see also WOL opamp operational amplifier PAL programmable array logic, see also PLD PC program counter | LUT | lookup table |
| LVTTL low-voltage transistor-transistor logic MAC multiply-accumulate MCU microcontroller unit MISO master-in slave-out NC no connect NMI nonmaskable interrupt NRZ non-return-to-zero NVIC nested vectored interrupt controller NVL nonvolatile latch, see also WOL opamp operational amplifier PAL programmable array logic, see also PLD PC program counter | LVD | low-voltage detect, see also LVI |
| MAC multiply-accumulate MCU microcontroller unit MISO master-in slave-out NC no connect NMI nonmaskable interrupt NRZ non-return-to-zero NVIC nested vectored interrupt controller NVL nonvolatile latch, see also WOL opamp operational amplifier PAL programmable array logic, see also PLD PC program counter | LVI | low-voltage interrupt, see also HVI |
| MCU microcontroller unit MISO master-in slave-out NC no connect NMI nonmaskable interrupt NRZ non-return-to-zero NVIC nested vectored interrupt controller NVL nonvolatile latch, see also WOL opamp operational amplifier PAL programmable array logic, see also PLD PC program counter | LVTTL | low-voltage transistor-transistor logic |
| MISO master-in slave-out NC no connect NMI nonmaskable interrupt NRZ non-return-to-zero NVIC nested vectored interrupt controller NVL nonvolatile latch, see also WOL opamp operational amplifier PAL programmable array logic, see also PLD PC program counter | MAC | multiply-accumulate |
| NC no connect NMI nonmaskable interrupt NRZ non-return-to-zero NVIC nested vectored interrupt controller NVL nonvolatile latch, see also WOL opamp operational amplifier PAL programmable array logic, see also PLD PC program counter | MCU | microcontroller unit |
| NMI nonmaskable interrupt NRZ non-return-to-zero NVIC nested vectored interrupt controller NVL nonvolatile latch, see also WOL opamp operational amplifier PAL programmable array logic, see also PLD PC program counter | MISO | master-in slave-out |
| NRZ non-return-to-zero NVIC nested vectored interrupt controller NVL nonvolatile latch, see also WOL opamp operational amplifier PAL programmable array logic, see also PLD PC program counter | NC | no connect |
| NVIC nested vectored interrupt controller NVL nonvolatile latch, see also WOL opamp operational amplifier PAL programmable array logic, see also PLD PC program counter | NMI | nonmaskable interrupt |
| NVL nonvolatile latch, see also WOL opamp operational amplifier PAL programmable array logic, see also PLD PC program counter | NRZ | non-return-to-zero |
| opamp operational amplifier PAL programmable array logic, see also PLD PC program counter | NVIC | nested vectored interrupt controller |
| PAL programmable array logic, see also PLD PC program counter | NVL | nonvolatile latch, see also WOL |
| PC program counter | opamp | operational amplifier |
| 1 10 1 111 11 | PAL | programmable array logic, see also PLD |
| PCB printed circuit board | PC | program counter |
| | PCB | printed circuit board |

Document Number: 002-13261 Rev. *B Page 31 of 35



Table 44. Acronyms Used in this Document (continued)

| Acronym | Description |
|-------------------|--|
| PGA | programmable gain amplifier |
| PHUB | peripheral hub |
| PHY | physical layer |
| PICU | port interrupt control unit |
| PLA | programmable logic array |
| PLD | programmable logic device, see also PAL |
| PLL | phase-locked loop |
| PMDD | package material declaration data sheet |
| POR | power-on reset |
| PRES | precise power-on reset |
| PRS | pseudo random sequence |
| PS | port read data register |
| PSoC [®] | Programmable System-on-Chip™ |
| PSRR | power supply rejection ratio |
| PWM | pulse-width modulator |
| RAM | random-access memory |
| RISC | reduced-instruction-set computing |
| RMS | root-mean-square |
| RTC | real-time clock |
| RTL | register transfer language |
| RTR | remote transmission request |
| RX | receive |
| SAR | successive approximation register |
| SC/CT | switched capacitor/continuous time |
| SCL | I ² C serial clock |
| SDA | I ² C serial data |
| S/H | sample and hold |
| SINAD | signal to noise and distortion ratio |
| SIO | special input/output, GPIO with advanced features. See GPIO. |
| SOC | start of conversion |
| SOF | start of frame |
| SPI | Serial Peripheral Interface, a communications protocol |
| SR | slew rate |
| SRAM | static random access memory |
| SRES | software reset |
| SWD | serial wire debug, a test protocol |
| SWV | single-wire viewer |
| TD | transaction descriptor, see also DMA |

Table 44. Acronyms Used in this Document (continued)

| Acronym | Description |
|---------|--|
| THD | total harmonic distortion |
| TIA | transimpedance amplifier |
| TRM | technical reference manual |
| TTL | transistor-transistor logic |
| TX | transmit |
| UART | Universal Asynchronous Transmitter Receiver, a communications protocol |
| UDB | universal digital block |
| USB | Universal Serial Bus |
| USBIO | USB input/output, PSoC pins used to connect to a USB port |
| VDAC | voltage DAC, see also DAC, IDAC |
| WDT | watchdog timer |
| WOL | write once latch, see also NVL |
| WRES | watchdog timer reset |
| XRES | external reset I/O pin |
| XTAL | crystal |

Document Number: 002-13261 Rev. *B Page 32 of 35



Document Conventions

Units of Measure

Table 45. Units of Measure

| Symbol | Unit of Measure | | | |
|--------|------------------------|--|--|--|
| °C | degrees Celsius | | | |
| dB | decibel | | | |
| fF | femto farad | | | |
| Hz | hertz | | | |
| KB | 1024 bytes | | | |
| kbps | kilobits per second | | | |
| Khr | kilohour | | | |
| kHz | kilohertz | | | |
| kΩ | kilo ohm | | | |
| ksps | kilosamples per second | | | |
| LSB | least significant bit | | | |
| Mbps | megabits per second | | | |
| MHz | megahertz | | | |
| ΜΩ | mega-ohm | | | |
| Msps | megasamples per second | | | |
| μΑ | microampere | | | |
| μF | microfarad | | | |
| μH | microhenry | | | |
| μs | microsecond | | | |
| μV | microvolt | | | |
| μW | microwatt | | | |
| mA | milliampere | | | |
| ms | millisecond | | | |
| mV | millivolt | | | |
| nA | nanoampere | | | |
| ns | nanosecond | | | |
| nV | nanovolt | | | |
| Ω | ohm | | | |
| pF | picofarad | | | |
| ppm | parts per million | | | |
| ps | picosecond | | | |
| s | second | | | |
| sps | samples per second | | | |
| sqrtHz | square root of hertz | | | |
| V | volt | | | |

Document Number: 002-13261 Rev. *B



Revision History

| Description Title: SHM 35-Series: SHM35920-M Family Datasheet System Hardware Manager (SHM) Document Number: 002-13261 | | | | | | |
|--|---------|--------------------|--------------------|---|--|--|
| Revision | ECN | Orig. of Change | Submission Date | Description of Change | | |
| ** | 5324831 | WKA/RLRM | 06/28/2016 | New datasheet. | | |
| *A | 5378004 | RLRM | 07/28/2016 | Corrected the MPNs in Ordering Information. | | |
| *B | 5981775 | AESATP12 | 12/04/2017 | Updated logo and copyright. | | |

Document Number: 002-13261 Rev. *B Page 34 of 35



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

ARM® Cortex® Microcontrollers

Automotive

Clocks & Buffers

Interface

Internet of Things

cypress.com/automotive

cypress.com/clocks

cypress.com/interface

cypress.com/iot

Memorycypress.com/memoryMicrocontrollerscypress.com/mcuPSoCcypress.com/psoc

Power Management ICs cypress.com/pmic
Touch Sensing cypress.com/touch
USB Controllers cypress.com/usb
Wireless Connectivity cypress.com/wireless

PSoC® Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP | PSoC 6

Cypress Developer Community

Forums | WICED IOT Forums | Projects | Video | Blogs | Training | Components

Technical Support

cypress.com/support

© Cypress Semiconductor Corporation, 2016-2017. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress parally grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or systems, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.

Document Number: 002-13261 Rev. *B Revised December 5, 2017 Page 35 of 35

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Infineon:

CYSHM35925I-M068LTI