











LM5035C

# SNVS631D - JANUARY 2010 - REVISED OCTOBER 2016

# LM5035C PWM Controller With Integrated Half-Bridge and SyncFET Drivers

#### 1 Features

- 105-V and 2-A Half-Bridge Gate Drivers
- Synchronous Rectifier Control Outputs With Programmable Delays
- Reduced Dead Time Between High and Low-Side Drive for Higher Maximum Duty Cycle.
- High Voltage (105 V) Start-Up Regulator
- Voltage Mode Control With Line Feedforward and Volt Second Limiting
- · Resistor Programmed, 2-MHz Capable Oscillator
- Programmable Line Undervoltage Lockout and Overvoltage Protection
- Internal Thermal Shutdown Protection
- Adjustable Soft Start
- Versatile Dual Mode Overcurrent Protection With Hiccup Delay Timer
- Cycle-by-Cycle Overcurrent Protection
- Direct Opto-coupler Interface
- Logic Level Synchronous Rectifier Drives
- 5-V Reference Output
- Packages:
  - HTSSOP-20 (Thermally Enhanced)
  - WQFN-24 (4mm x 5mm)

# 2 Applications

- Industrial Power Converters
- Telecom Power Converters

# 3 Description

The LM5035C half-bridge controller and gate driver contains all of the features necessary to implement half-bridge topology power converters using voltage mode control with line voltage feedforward.

The LM5035C is a functional variant of the LM5035B half-bridge PWM controller. The amplitude of the SR1 and SR2 waveforms are 5 V instead of the  $V_{CC}$  level. Also, the soft-stop function is disabled in the LM5035C.


The LM5035, LM5035A, LM5035B, and LM5035C include a floating high-side gate driver, which is capable of operating with supply voltages up to 105 V. Both the high-side and low-side gate drivers are capable of 2-A peak. An internal high-voltage regulator is included, programmable line undervoltage lockout (UVLO) and overvoltage protection (OVP). The oscillator is programmed with a single resistor to frequencies up to 2 MHz. The oscillator can also be synchronized to an external clock. A current sense input and a programmable timer provide cycle-by-cycle current limit and adjustable hiccup mode overload protection. differences between LM5035, LM5035A, LM5035B, and LM5035C are summarized in the Device Comparison Table.

#### Device Information<sup>(1)</sup>

	PART NUMBER	PACKAGE	BODY SIZE (NOM)		
	LM5035C	HTSSOP (20)	6.50 mm × 4.40 mm		
		WQFN (24)	5.00 mm × 4.00 mm		

(1) For all available packages, see the orderable addendum at the end of the data sheet.

#### **Simplified Application Diagram**



A



# **Table of Contents**

1	Features 1		8.4 Device Functional Modes	20
•		•		
2	Applications 1	9	Application and Implementation	
3	Description 1		9.1 Application Information	21
4	Revision History2		9.2 Typical Application	21
5	Device Comparison Table 3	10	Power Supply Recommendations	. 33
6	Pin Configuration and Functions 4	11	Layout	. 33
7	Specifications6		11.1 Layout Guidelines	33
•	7.1 Absolute Maximum Ratings		11.2 Layout Example	34
	7.2 ESD Ratings	12	Device and Documentation Support	. 35
	7.3 Recommended Operating Conditions		12.1 Documentation Support	35
	7.4 Thermal Information		12.2 Receiving Notification of Documentation Update	s 35
	7.5 Electrical Characteristics		12.3 Community Resource	35
	7.6 Typical Characteristics		12.4 Trademarks	35
8	Detailed Description 12		12.5 Electrostatic Discharge Caution	35
U	8.1 Overview		12.6 Glossary	35
	8.2 Functional Block Diagram	13	Mechanical, Packaging, and Orderable Information	25
	8.3 Feature Description		IIIOIIIauoii	. 30

# 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

CI	hanges from Revision C (March 2013) to Revision D	Page
•	Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section	
•	Changed HBM value from ±2000 to ±1500 in the ESD Ratings table	6
•	Changed thermal values in the Thermal Information table to align with JEDEC standards	6
•	Deleted THERMAL RESISTANCE section from the <i>Electrical Characteristics</i> table	9
CI	hanges from Revision B (March 2013) to Revision C	Page
•	Changed layout of National Semiconductor Data Sheet to TI format	22




# 5 Device Comparison Table


PERFORMANCE FEA	TURE <sup>(1)(2)</sup>	LM5035	LM5035A	LM5035B	LM5035C
Sync Rectifier Dead-tin	ne Ratio (T1:T2)	2:1	3:1	3:1	3:1
Soft-start: Hiccup Mode	e Charging Current	50 μΑ:1 μΑ	100 μΑ:1 μΑ	100 μΑ:1 μΑ	100 μΑ:1 μΑ
Bootstrap (HB-HS) Undervoltage Lockout		5 V	3.9 V	3.9 V	3.9 V
Start-up Regulator Current		20 mA (min)	25 mA (min)	40 mA (min)	40 mA (min)
SR State in UVLO Shutdown and Hiccup Current Limit		High	High	Low	Low
HO,LO On-Time at Ma	ximum Duty Cycle	0.5*T-T1-70 ns	0.5*T-T1-70 ns	0.5*T-T1	0.5*T-T1
C-# Ct-= -#   1)// C	HO,LO	Yes	Yes	Yes	No
Soft-Stop after UVLO	SR1,2	Yes	Yes	No	No
SR1, SR2 VOH (high s	state output)	VCC	VCC	VCC	REF (5 V)

<sup>(1)</sup> T1 = Delay from SR1, SR2 to leading edge of HO, LO (2) T = Period of HO or LO



# 6 Pin Configuration and Functions





#### **Pin Functions**

	PIN			DESCRIPTION	APPLICATION INFORMATION		
NAME HTSSOP WQFN		I/O	DESCRIPTION				
RAMP	1	23	I	Modulator ramp signal	An external RC circuit from VIN sets the ramp slope. This pin is discharged at the conclusion of every cycle by an internal FET. Discharge is initiated by either the internal clock or the Volt • Second clamp comparator.		
UVLO	2	24	ı	Line Undervoltage Lockout	An external voltage divider from the power source sets the shutdown and standby comparator levels. When UVLO reaches the 0.4-V threshold the VCC and REF regulators are enabled. When UVLO reaches the 1.25-V threshold, the SS pin is released and the device enters the active mode. Hysteresis is set by an internal current sink that pulls 23 µA from the external resistor divider.		
OVP	3	2	I	Line Overvoltage Protection	An external voltage divider from the power source sets the shutdown levels. The threshold is 1.25 V. Hysteresis is set by an internal current source that sources 23 $\mu A$ into the external resistor divider.		
COMP	4	3	I/O	Input to the Pulse Width Modulator	An external opto-coupler connected to the COMP pin sources current into an internal NPN current mirror. The PWM duty cycle is maximum with zero input current, while 1 mA reduces the duty cycle to zero. The current mirror improves the frequency response by reducing the AC voltage across the opto-coupler detector.		
RT	5	4	I	Oscillator Frequency Control and Sync Clock Input.	Normally biased at 2 V. An external resistor connected between RT and AGND sets the internal oscillator frequency. The internal oscillator can be synchronized to an external clock with a frequency higher than the free running frequency set by the RT resistor.		
AGND	6	5	GND	Analog Ground	Connect directly to Power Ground.		



# Pin Functions (continued)

	PIN				
NAME	HTSSOP	WQFN	I/O	DESCRIPTION	APPLICATION INFORMATION
CS	7	6	I	Current Sense input for current limit	If CS exceeds 0.25 V the output pulse will be terminated, entering cycle-by-cycle current limit. An internal switch holds CS low for 50 ns after HO or LO switches high to blank leading edge transients.
SS	8	7	I	Soft-start Input	An internal 110-µA current source charges an external capacitor to set the soft-start rate. During a current limit restart sequence, the internal current source is reduced to 1.2 µA to increase the delay before retry.
DLY	9	8	I	Timing programming pin for the LO and HO to SR1 and SR2 outputs.	An external resistor to ground sets the timing for the non-overlap time of HO to SR1 and LO to SR2.
RES	10	9	I	Restart Timer	If cycle-by-cycle current limit is exceeded during any cycle, a 22- $\mu$ A current is sourced to the RES pin capacitor. If the RES capacitor voltage reaches 2.5 V, the soft-start capacitor will be fully discharged and then released with a pullup current of 1.2 $\mu$ A. After the first output pulse at LO (when SS > COMP offset, typically 1 V), the SS pin charging current will revert to 110 $\mu$ A.
НВ	11	11	I/O	Boost voltage for the HO driver	An external diode is required from VCC to HB and an external capacitor is required from HS to HB to power the HO gate driver.
HS	12	12	I/O	Switch node	Connection common to the transformer and both power switches. Provides a return path for the HO gate driver.
НО	13	13	0	High-side gate drive output.	Output of the high-side PWM gate driver. Capable of sinking 2-A peak current.
LO	14	14	0	Low-side gate drive output.	Output of the low-side PWM gate driver. Capable of sinking 2-A peak current.
PGND	15	15	GND	Power Ground	Connect directly to Analog Ground.
VCC	16	16	I/O	Output of the high-voltage start-up regulator. The VCC voltage is regulated to 7.6 V.	If an auxiliary winding raises the voltage on this pin above the regulation setpoint, the start-up regulator will shut down, thus reducing the internal power dissipation.
SR2	17	17	0	Synchronous rectifier driver output.	Control output of the synchronous FET gate. Capable of 0.5-A peak current.
SR1	18	18	0	Synchronous rectifier driver output.	Control output of the synchronous FET gate. Capable of 0.5-A peak current.
REF	19	19	0	Output of 5-V Reference	Maximum output current is 20 mA. Locally decoupled with a 0.1-μF capacitor.
VIN	20	21	I	Input voltage source	Input to the start-up regulator. Operating input range is 13 V to 100 V with transient capability to 105 V. For power sources outside of this range, the LM5035C can be biased directly at VCC by an external regulator.
EP	EP	EP	GND	Exposed Pad, underside of package	No electrical contact. Connect to system ground plane for reduced thermal resistance.
NC		1	_	No connection No electrical contact.	
NC		10	_	No connection No electrical contact.	
NC	_	20	_	No connection	No electrical contact.
NC	_	22	_	No connection	No electrical contact.



# 7 Specifications

## 7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)(2)

	MIN	MAX	UNIT
VIN to GND	-0.3	105	V
HS to GND	-1	105	V
HB to GND	-0.3	118	V
HB to HS	-0.3	18	V
VCC to GND	-0.3	16	V
RT, DLY to GND	-0.3	5.5	V
COMP input current		10	mA
CS		1	V
All other inputs to GND	-0.3	7	V
Junction temperature		150	°C
Storage temperature	-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

# 7.2 ESD Ratings

			VALUE	UNIT
V <sub>(ESD)</sub>	Floatroatatio dia abarra	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±1500	V
	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±250	V

<sup>1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

#### 7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)(1)

	MIN	NOM MAX	UNIT
VIN voltage	13	105	V
External voltage applied to VCC	8	15	V
Operating junction temperature	-40	125	°C

<sup>(1)</sup> Absolute Maximum Ratings are limits beyond which damage to the device may occur. Operating Ratings are conditions under which operation of the device is intended to be functional. For ensured specifications and test conditions, see *Electrical Characteristics*.

#### 7.4 Thermal Information

		LM50	LM5035C			
	THERMAL METRIC <sup>(1)</sup>	PWP (HTSSOP)	NHZ (WQFN)	UNIT		
		20 PINS	24 PINS			
$R_{\theta JA}$	Junction-to-ambient thermal resistance	35.9	31.3	°C/W		
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	19.8	25	°C/W		
$R_{\theta JB}$	Junction-to-board thermal resistance	16.7	9.9	°C/W		
ΨЈТ	Junction-to-top characterization parameter	0.4	0.2	°C/W		
ΨЈВ	Junction-to-board characterization parameter	16.6	10.1	°C/W		
R <sub>θJC(bot)</sub>	Junction-to-case (bottom) thermal resistance	1.6	1.6	°C/W		

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

<sup>(2)</sup> If Military/Aerospace specified devices are required, contact the Texas Instruments Sales Office/ Distributors for availability and specifications.

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



#### 7.5 Electrical Characteristics

Specifications with standard typeface are for  $T_J$  = 25°C, unless indicating that type applies over full operating junction temperature range.  $V_{VIN}$  = 48 V,  $V_{VCC}$  = 10 V externally applied,  $R_{RT}$  = 15 k $\Omega$ ,  $R_{DLY}$  = 27.4 k $\Omega$ ,  $V_{UVLO}$  = 3 V,  $V_{OVP}$  = 0 V unless otherwise stated. See  $^{(1)}$  and  $^{(2)}$ .

	PARAMETER	TEST COND	DITIONS	MIN	TYP	MAX	UNIT
START-U	JP REGULATOR (VCC PIN)						
			$T_J = 25^{\circ}C$		7.6		
$V_{VCC}$	VCC voltage	I <sub>VCC</sub> = 10 mA	$T_J = -40^{\circ}\text{C} \text{ to } 125^{\circ}\text{C}$	7.3		7.9	V
I <sub>VCC(LIM)</sub>	VCC current limit	$V_{VCC} = 7 \text{ V}, T_{J} = -40 ^{\circ}\text{C} \text{ to}$	125°C	58			mA
. ,	VCC undervoltage threshold	VIN = VCC, $\Delta V_{VCC}$ from	T <sub>J</sub> = 25°C		0.1		.,
$V_{VCCUV}$	(VCC increasing)	the regulation setpoint	$T_J = -40^{\circ}\text{C to } 125^{\circ}\text{C}$	0.2			V
		VOC BOND	T <sub>J</sub> = 25°C		6.2		
	VCC decreasing	VCC – PGND	$T_J = -40^{\circ}\text{C to } 125^{\circ}\text{C}$	5.5		6.9	V
	Ctart up regulater surrent	\/IN	$T_J = 25^{\circ}C$		30		
I <sub>VIN</sub>	Start-up regulator current	VIN = 90 V, UVLO = 0 V	$T_{J} = -40^{\circ}\text{C} \text{ to } 125^{\circ}\text{C}$			70	μA
	Supply current into VCC from	Outputs and COMP open,	$T_J = 25^{\circ}C$		4		
	external source	V <sub>VCC</sub> = 10 V, Outputs Switching	$T_{J} = -40^{\circ}\text{C to } 125^{\circ}\text{C}$			6	mA
VOLTAG	E REFERENCE REGULATOR (R	EF PIN)	1				
$V_{REF}$	REF voltage	I <sub>REF</sub> = 0 mA	$T_J = 25^{\circ}C$		5		V
* REF		IREF - O III/	$T_{J} = -40^{\circ}\text{C to } 125^{\circ}\text{C}$	4.85		5.15	
	REF voltage regulation	I <sub>REF</sub> = 0 to 10 mA	$T_J = 25^{\circ}C$		25		mV
			$T_{J} = -40^{\circ}\text{C} \text{ to } 125^{\circ}\text{C}$			50	IIIV
	REF current limit	REF = 4.5 V	T <sub>J</sub> = 25°C		20		mA
	KEP Current limit	KLF = 4.5 V	$T_{J} = -40^{\circ}\text{C} \text{ to } 125^{\circ}\text{C}$	15			ША
UNDERV	OLTAGE LOCKOUT AND SHUTE	DOWN (UVLO PIN)					
V	Lindary oltage threshold	$T_J = 25^{\circ}C$			1.25		V
$V_{UVLO}$	Undervoltage threshold	$T_{J} = -40^{\circ}\text{C} \text{ to } 125^{\circ}\text{C}$		1.212		1.288	V
	I hyptomosia augment	LIVI O pin cipling	$T_J = 25^{\circ}C$		23		
I <sub>UVLO</sub>	Hysteresis current	UVLO pin sinking	$T_{J} = -40^{\circ}\text{C} \text{ to } 125^{\circ}\text{C}$	19		27	μA
	Undervoltage shutdown threshold	UVLO voltage falling			0.3		V
	Undervoltage standby enable threshold	UVLO voltage rising			0.4		V
OVERVO	LTAGE PROTECTION (OVP PIN)						
		T <sub>J</sub> = 25°C			1.25		
$V_{OVP}$	Overvoltage threshold	$T_J = -40^{\circ}\text{C} \text{ to } 125^{\circ}\text{C}$		1.212		1.288	V
			T <sub>J</sub> = 25°C		23		
I <sub>OVP</sub>	Hysteresis current	OVP pin sourcing	$T_J = -40^{\circ}\text{C to } 125^{\circ}\text{C}$	19		27	μA
CURREN	IT SENSE INPUT (CS PIN)						
		T <sub>J</sub> = 25°C			0.25		
$V_{CS}$	Current limit threshold	$T_{J} = -40^{\circ}\text{C to } 125^{\circ}\text{C}$		0.288		0.272	V
	CS delay to output	CS from zero to 1 V. Time to 90% of VCC. Output loa		80		ns	
	Leading edge blanking time at CS				50		ns
		+	1_				
	CS sink impedance (clocked)	Internal FET sink	$T_J = 25^{\circ}C$		32		Ω

<sup>(1)</sup> All limits are ensured. All electrical characteristics having room temperature limits are tested during production with T<sub>A</sub> = 25°C. All hot and cold limits are ensured by correlating the electrical characteristics to process and temperature variations and applying statistical process control.

<sup>(2)</sup> Typical specifications represent the most likely parametric norm at 25°C operation



# **Electrical Characteristics (continued)**

Specifications with standard typeface are for  $T_J$  = 25°C, unless indicating that type applies over full operating junction temperature range.  $V_{VIN}$  = 48 V,  $V_{VCC}$  = 10 V externally applied,  $R_{RT}$  = 15 k $\Omega$ ,  $R_{DLY}$  = 27.4 k $\Omega$ ,  $V_{UVLO}$  = 3 V,  $V_{OVP}$  = 0 V unless otherwise stated. See  $^{(1)}$  and  $^{(2)}$ .

	PARAMETER	TEST CONI	DITIONS	MIN	TYP	MAX	UNIT
CURREN	IT LIMIT RESTART (RES PIN)		•				
	DE0 # 1 11	$T_J = 25^{\circ}C$			2.5		
$V_{RES}$	RES threshold	$T_J = -40^{\circ}\text{C} \text{ to } 125^{\circ}\text{C}$		2.4		2.6	V
			$T_J = 25^{\circ}C$		22		
	Charge source current	V <sub>RES</sub> = 1.5 V	$T_J = -40^{\circ}\text{C} \text{ to } 125^{\circ}\text{C}$	16		28	μΑ
		.,	$T_J = 25^{\circ}C$		12		
	Discharge sink current	V <sub>RES</sub> = 1 V	$T_{J} = -40^{\circ}\text{C} \text{ to } 125^{\circ}\text{C}$	8		16	μA
SOFT-ST	ART (SS PIN)		1				
	Charging current in normal		$T_J = 25^{\circ}C$		110		
I <sub>SS</sub>	operation	$V_{SS} = 0$	$T_{J} = -40^{\circ}\text{C} \text{ to } 125^{\circ}\text{C}$	80		140	μA
	Charging current during a hiccup		$T_J = 25^{\circ}C$		1.2		
	mode restart	$V_{SS} = 0$	$T_J = -40^{\circ}\text{C} \text{ to } 125^{\circ}\text{C}$	0.6		1.8	μΑ
OSCILLA	TOR (RT PIN)						
		D 45 kO	$T_J = 25^{\circ}C$		200		
F <sub>SW1</sub>	Frequency 1 (at HO, half oscillator frequency)	$R_{RT} = 15 \text{ k}\Omega$	$T_{J} = -40^{\circ}\text{C} \text{ to } 125^{\circ}\text{C}$	185		215	kHz
		$R_{RT} = 15 \text{ k}\Omega$	$T_J = -40^{\circ}\text{C} \text{ to } 125^{\circ}\text{C}$	180		220	ı
_	Frequency 2 (at HO, half oscillator frequency)	$R_{RT} = 5.49 \text{ k}\Omega$	$T_J = 25^{\circ}C$		500		1-11-
F <sub>SW2</sub>			$T_J = -40^{\circ}\text{C} \text{ to } 125^{\circ}\text{C}$	430		570	kHz
	DC level				2		V
	Input owns throughold	$T_J = 25^{\circ}C$			3		V
	Input sync threshold	$T_J = -40$ °C to 125°C		2.5		3.4	V
PWM CO	NTROLLER (COMP PIN)						
	Delay to output				80		ns
\/	SS to RAMP offset	T <sub>J</sub> = 25°C			1		V
V <sub>PWM-OS</sub>	55 to RAIVIP Offset	$T_J = -40$ °C to 125°C	0.7		1.2	V	
	Minimum duty cycle	SS = 0 V	$T_{J} = -40^{\circ}\text{C} \text{ to } 125^{\circ}\text{C}$			0%	
	Small signal impedance	$I_{COMP} = 600 \mu A$ , COMP cu	irrent to PWM voltage		6200		Ω
MAIN OU	ITPUT DRIVERS (HO AND LO PIN	S)					
	Output high valtage	$I_{OUT} = 50 \text{ mA}, V_{HB} - V_{HO},$	$T_J = 25^{\circ}C$		0.25		V
	Output high voltage	V <sub>VCC</sub> - V <sub>LO</sub>	$T_{J} = -40^{\circ}\text{C} \text{ to } 125^{\circ}\text{C}$	0.5			V
	Outrot lessonalita de	1 400 4	$T_J = 25^{\circ}C$		0.2		V
	Output low voltage	I <sub>OUT</sub> = 100 mA	$T_J = -40^{\circ}\text{C} \text{ to } 125^{\circ}\text{C}$			0.5	V
	Rise time	C <sub>LOAD</sub> = 1 nF			15		ns
	Fall time	C <sub>LOAD</sub> = 1 nF			13		ns
	Peak source current	V <sub>HO,LO</sub> = 0 V, V <sub>VCC</sub> = 10 V	,		1.25		Α
	Peak sink current	V <sub>HO,LO</sub> = 10 V, V <sub>VCC</sub> = 10	V		2		Α
	HB threshold	V <sub>CC</sub> rising			3.8		V




# **Electrical Characteristics (continued)**

Specifications with standard typeface are for  $T_J$  = 25°C, unless indicating that type applies over full operating junction temperature range.  $V_{VIN}$  = 48 V,  $V_{VCC}$  = 10 V externally applied,  $R_{RT}$  = 15 k $\Omega$ ,  $R_{DLY}$  = 27.4 k $\Omega$ ,  $V_{UVLO}$  = 3 V,  $V_{OVP}$  = 0 V unless otherwise stated. See  $^{(1)}$  and  $^{(2)}$ .

	PARAMETER	TEST COND	DITIONS	MIN	TYP	MAX	UNIT
VOLTA	AGE FEED-FORWARD (RAMP PIN)		-			'	
	DAMP and a section through all the	OOMP	$T_J = 25$ °C		2.5		
	RAMP comparator threshold	COMP current = 0	$T_J = -40^{\circ}\text{C} \text{ to } 125^{\circ}\text{C}$	2.4	2.4		V
SYNC	HRONOUS RECTIFIER DRIVERS (S	R1, SR2)					
	Output high voltage	$I_{OUT} = 5 \text{ mA}, V_{REF} - V_{SR1},$	$T_J = 25$ °C		0.1		V
	Output high voltage	V <sub>REF</sub> - V <sub>SR2</sub>	$T_{J} = -40^{\circ}\text{C} \text{ to } 125^{\circ}\text{C}$	0.25			V
	Output law valtage	10 m ( (oints)	$T_J = 25$ °C		0.08		V
	Output low voltage	$I_{OUT} = 10 \text{ mA (sink)}$	$T_J = -40$ °C to 125°C			0.2	V
	Rise time	C <sub>LOAD</sub> = 1 nF			40		ns
	Fall time	C <sub>LOAD</sub> = 1 nF			20		ns
	Peak source current	V <sub>SR</sub> = 0			0.09		Α
	Peak sink current	$V_{SR} = V_{REF}$			0.2		Α
		$R_{DLY} = 10 \text{ k}$			33		ns
T1	Dead time, SR1 falling to HO rising, SR2 falling to LO rising	$R_{DLY} = 27.4 \text{ k}$	$T_J = 25$ °C	86 68			ns
11		$R_{DLY} = 21.4 \text{ K}$	$T_J = -40$ °C to 125°C			120	115
		R <sub>DLY</sub> = 100 k			300		ns
		$R_{DLY} = 10 \text{ k}$			18		ns
T2	Dead time, HO falling to SR1	$R_{DIY} = 27.4 \text{ k}$	$T_J = 25$ °C		26		ns
12	rising, LO falling to SR2 rising	$R_{DLY} = 27.4 \text{ K}$	$T_J = -40$ °C to 125°C	15		39	115
		R <sub>DLY</sub> = 100 k		80		ns	
THERI	MAL SHUTDOWN				-		
$T_{SD}$	Shutdown temperature				165		°C
	Hysteresis				20		°C

# **ISTRUMENTS**

# 7.6 Typical Characteristics




Product Folder Links: LM5035C

Submit Documentation Feedback

Copyright © 2010-2016, Texas Instruments Incorporated



# **Typical Characteristics (continued)**





## 8 Detailed Description

#### 8.1 Overview


The LM5035C PWM controller contains all of the features necessary to implement half-bridge voltage-mode controlled power converters. The LM5035C provides two gate driver outputs to directly drive the primary side power MOSFETs and two signal level outputs to control secondary synchronous rectifiers through an isolation interface. Secondary side drivers, such as the LM5110, are typically used to provide the necessary gate drive current to control the sync MOSFETs. Synchronous rectification allows higher conversion efficiency and greater power density than conventional PN or Schottky rectifier techniques. The LM5035C can be configured to operate with bias voltages ranging from 8 V to 105 V. Additional features include line undervoltage lockout, cycle-by-cycle current limit, voltage feedforward compensation, hiccup mode fault protection with adjustable delays, soft start, a 2-MHz capable oscillator with synchronization capability, precision reference, thermal shutdown, and programmable volt•second clamping. These features simplify the design of voltage-mode half-bridge DC-DC power converters. See *Functional Block Diagram*.

Product Folder Links: *LM5035C* 

Copyright © 2010-2016, Texas Instruments Incorporated



# 8.2 Functional Block Diagram





#### 8.3 Feature Description

## 8.3.1 High-Voltage Start-Up Regulator

The LM5035C contains an internal high-voltage start-up regulator that allows the input pin (VIN) to be connected directly to a nominal 48-VDC input voltage. The regulator input can withstand transients up to 105 V. The regulator output at VCC (7.6 V) is internally current-limited to a minimum of 58 mA. When the UVLO pin potential is greater than 0.4 V, the VCC regulator is enabled to charge an external capacitor connected to the VCC pin. The VCC regulator provides power to the voltage reference (REF) and the output driver (LO). When the voltage on the VCC pin exceeds the UVLO threshold of 7.6 V, the internal voltage reference (REF) reaches its regulation setpoint of 5 V and the UVLO voltage is greater than 1.25 V, the controller outputs are enabled. The value of the VCC capacitor depends on the total system design, and its start-up characteristics. The recommended range of values for the VCC capacitor is 0.1  $\mu$ F to 100  $\mu$ F.

The VCC undervoltage comparator threshold is lowered to 6.2 V (typical) after VCC reaches the regulation setpoint. If VCC falls below this value, the outputs are disabled, and the soft-start capacitor is discharged. If VCC increases above 7.6 V, the outputs will be enabled and a soft-start sequence will commence.

The internal power dissipation of the LM5035C can be reduced by powering VCC from an external supply. In typical applications, an auxiliary transformer winding is connected through a diode to the VCC pin. This winding must raise the VCC voltage above 8.3 V to shut off the internal start-up regulator. Powering VCC from an auxiliary winding improves efficiency while reducing the controller's power dissipation. The undervoltage comparator circuit will still function in this mode, requiring that VCC never falls below 6.2 V during the start-up sequence.

During a fault mode, when the converter auxiliary winding is inactive, external current draw on the VCC line should be limited such that the power dissipated in the start-up regulator does not exceed the maximum power dissipation of the IC package.

An external DC bias voltage can be used instead of the internal regulator by connecting the external bias voltage to both the VCC and the VIN pins. The external bias must be greater than 8.3 V to exceed the VCC UVLO threshold and less than the VCC maximum operating voltage rating (15 V).

#### 8.3.2 Line Undervoltage Detector

The LM5035C contains a dual level undervoltage lockout (UVLO) circuit. When the UVLO pin voltage is below 0.4 V, the controller is in a low current shutdown mode. When the UVLO pin voltage is greater than 0.4 V but less than 1.25 V, the controller is in standby mode. In standby mode the VCC and REF bias regulators are active while the controller outputs are disabled. When the VCC and REF outputs exceed the VCC and REF undervoltage thresholds and the UVLO pin voltage is greater than 1.25 V, the outputs are enabled and normal operation begins. An external setpoint voltage divider from VIN to GND can be used to set the minimum operating voltage of the converter. The divider must be designed such that the voltage at the UVLO pin will be greater than 1.25 V when VIN enters the desired operating range. UVLO hysteresis is accomplished with an internal 23-µA current sink that is switched ON or OFF into the impedance of the setpoint divider. When the UVLO threshold is exceeded, the current sink is deactivated to quickly raise the voltage at the UVLO pin. When the UVLO pin voltage falls below the 1.25-V threshold, the current sink is enabled causing the voltage at the UVLO pin to quickly fall. The hysteresis of the 0.4-V shutdown comparator is internally fixed at 100 mV.

The UVLO pin can also be used to implement various remote enable and disable functions. See *Soft Start* for more details.

#### 8.3.3 Line Overvoltage, Load Overvoltage, and Remote Thermal Protection

The LM5035C provides a multipurpose OVP pin that supports several fault protection functions. When the OVP pin voltage exceeds 1.25 V, the controller is held in standby mode, which immediately halts the PWM pulses at the HO and LO pins. In standby mode, the VCC and REF bias regulators are active while the controller outputs are disabled. When the OVP pin voltage falls below the 1.25-V OVP threshold, the outputs are enabled, and normal soft-start sequence begins. Hysteresis is accomplished with an internal 23-µA current source that is switched ON or OFF into the impedance of the OVP pin setpoint divider. When the OVP threshold is exceeded, the current source is enabled to quickly raise the voltage at the OVP pin. When the OVP pin voltage falls below the 1.25-V threshold, the current source is disabled causing the voltage at the OVP pin to quickly fall.

Several examples of the use of this pin are provided in *Application Information*.



#### 8.3.4 Reference

The REF pin is the output of a 5-V linear regulator that can be used to bias an opto-coupler transistor and external housekeeping circuits. The regulator output is internally current limited to 15 mA (minimum).

#### 8.3.5 Cycle-by-Cycle Current Limit

The CS pin is driven by a signal representative of the transformer primary current. If the voltage sensed at CS pin exceeds 0.25 V, the current sense comparator terminates the HO or LO output driver pulse. If the high current condition persists, the controller operates in a cycle-by-cycle current limit mode with duty cycle determined by the current sense comparator instead of the PWM comparator. Cycle-by-cycle current limiting may trigger the hiccup mode restart cycle depending on the configuration of the RES pin (see the following).

A small R-C filter connect to the CS pin and located near the controller is recommended to suppress noise. An internal  $32-\Omega$  MOSFET connected to the CS input discharges the external current sense filter capacitor at the conclusion of every cycle. The discharge MOSFET remains on for an additional 50 ns after the HO or LO driver switches high to blank leading edge transients in the current sensing circuit. Discharging the CS pin filter each cycle and blanking leading edge spikes reduces the filtering requirements and improves the current sense response time.

The current sense comparator is very fast and responds to short duration noise pulses. Layout considerations are critical for the current sense filter and sense resistor. The capacitor associated with the CS filter must be placed very close to the device and connected directly to the CS and AGND pins. If a current sense transformer is used, both leads of the transformer secondary should be routed to the filter network, which should be located close to the IC. If a sense resistor located in the source of the main MOSFET switch is used for current sensing, a low inductance type of resistor is required. When designing with a current sense resistor, all of the noise sensitive low power ground connections should be connected together near the AGND pin, and a single connection should be made to the power ground (sense resistor ground point).

#### 8.3.6 Overload Protection Timer

The LM5035C provides a current limit restart timer to disable the outputs and force a delayed restart (hiccup mode) if a current limit condition is repeatedly sensed. The number of cycle-by-cycle current limit events required to trigger the restart is programmable by the external capacitor at the RES pin. During each PWM cycle, the LM5035C either sources or sinks current from the RES pin capacitor. If no current limit is detected during a cycle, a 12-µA discharge current sink is enabled to pull the RES pin to ground. If a current limit is detected, the 12-µA sink current is disabled and a 22-µA current source causes the voltage at the RES pin to gradually increase. The LM5035C protects the converter with cycle-by-cycle current limiting while the voltage at RES pin increases. If the RES voltage reaches the 2.5-V threshold, the following restart sequence occurs (also see Figure 11):

- The RES capacitor and SS capacitors are fully discharged
- The soft-start current source is reduced from 110  $\mu A$  to 1  $\mu A$
- The SS capacitor voltage slowly increases. When the SS voltage reaches ≅1 V, the PWM comparator will produce the first narrow output pulse. After the first pulse occurs, the SS source current reverts to the normal 110-µA level. The SS voltage increases at its normal rate, gradually increasing the duty cycle of the output drivers
- If the overload condition persists after restart, cycle-by-cycle current limiting will begin to increase the voltage on the RES capacitor again, repeating the hiccup mode sequence
- If the overload condition no longer exists after restart, the RES pin will be held at ground by the 12-μA current sink and normal operation resumes


The overload timer function is very versatile and can be configured for the following modes of protection:

- 1. Cycle-by-cycle only: The hiccup mode can be completely disabled by connecting a zero to  $50-k\Omega$  resistor from the RES pin to AGND. In this configuration, the cycle-by-cycle protection will limit the output current indefinitely and no hiccup sequences will occur.
- 2. **Hiccup only:** The timer can be configured for immediate activation of a hiccup sequence upon detection of an overload by leaving the RES pin open circuit.
- 3. **Delayed Hiccup:** Connecting a capacitor to the RES pin provides a programmed interval of cycle-by-cycle limiting before initiating a hiccup mode restart, as previously described. The dual advantages of this



configuration are that a short term overload will not cause a hiccup mode restart but during extended overload conditions, the average dissipation of the power converter will be very low.

4. **Externally Controlled Hiccup:** The RES pin can also be used as an input. By externally driving the pin to a level greater than the 2.5-V hiccup threshold, the controller will be forced into the delayed restart sequence. For example, the external trigger for a delayed restart sequence could come from an overtemperature protection circuit or an output overvoltage sensor.



Copyright © 2016, Texas Instruments Incorporated

Figure 11. Current Limit Restart Circuit




Figure 12. Current Limit Restart Timing






Figure 13. Optocoupler to COMP Interface

#### 8.3.7 Soft Start

The soft-start circuit allows the regulator to gradually reach a steady state operating point, thereby reducing start-up stresses and current surges. When bias is supplied to the LM5035C, the SS pin capacitor is discharged by an internal MOSFET. When the UVLO, VCC and REF pins reach their operating thresholds, the SS capacitor is released and charged with a 110-µA current source. The PWM comparator control voltage is clamped to the SS pin voltage by an internal amplifier. When the PWM comparator input reaches 1 V, output pulses commence with slowly increasing duty cycle. The voltage at the SS pin eventually increases to 5 V, while the voltage at the PWM comparator increases to the value required for regulation as determined by the voltage feedback loop.

One method to shutdown the regulator is to ground the SS pin. This forces the internal PWM control signal to ground, reducing the output duty cycle quickly to zero. Releasing the SS pin begins a soft-start cycle and normal operation resumes. A second shutdown method is discussed in *UVLO*.

#### 8.3.8 PWM Comparator

The pulse width modulation (PWM) comparator compares the voltage ramp signal at the RAMP pin to the loop error signal. This comparator is optimized for speed to achieve minimum controllable duty cycles. The loop error signal is received from the external feedback and isolation circuit is in the form of a control current into the COMP pin. The COMP pin current is internally mirrored by a matched pair of NPN transistors which sink current through a  $5-k\Omega$  resistor connected to the 5-V reference. The resulting control voltage passes through a 1-V level shift before being applied to the PWM comparator.

An opto-coupler detector can be connected between the REF pin and the COMP pin. Because the COMP pin is controlled by a current input, the potential difference across the optocoupler detector is nearly constant. The bandwidth limiting phase delay which is normally introduced by the significant capacitance of the opto-coupler is thereby greatly reduced. Higher loop bandwidths can be realized because the bandwidth-limiting pole associated with the opto-coupler is now at a much higher frequency. The PWM comparator polarity is configured such that with no current into the COMP pin, the controller produces the maximum duty cycle at the main gate driver outputs, HO and LO.

# 8.3.9 Feedforward Ramp and Volt • Second Clamp

An external resistor ( $R_{FF}$ ) and capacitor ( $C_{FF}$ ) connected to VIN, AGND, and the RAMP pin are required to create the PWM ramp signal. The slope of the signal at RAMP will vary in proportion to the input line voltage. This varying slope provides line feedforward information necessary to improve line transient response with voltage mode control. The RAMP signal is compared to the error signal by the pulse width modulator comparator to control the duty cycle of the HO and LO outputs. With a constant error signal, the on-time ( $T_{ON}$ ) varies inversely with the input voltage (VIN) to stabilize the Volt • Second product of the transformer primary signal. The power path gain of conventional voltage-mode pulse width modulators (oscillator generated ramp) varies directly with input voltage. The use of a line generated ramp (input voltage feedforward) nearly eliminates this gain variation. As a result, the feedback loop is only required to make very small corrections for large changes in input voltage.



In addition to the PWM comparator, a Volt • Second Clamp comparator also monitors the RAMP pin. If the ramp amplitude exceeds the 2.5-V threshold of the Volt • Second Clamp comparator, the on-time is terminated. The  $C_{FF}$  ramp capacitor is discharged by an internal 32- $\Omega$  discharge MOSFET controlled by the V•S Clamp comparator. If the RAMP signal does not exceed 2.5 V before the end of the clock period, then the internal clock will enable the discharge MOSFET to reset capacitor  $C_{FF}$ .

By proper selection of  $R_{FF}$  and  $C_{FF}$  values, the maximum on-time of HO and LO can be set to the desired duration. The on-time set by the Volt • Second Clamp varies inversely to the line voltage because the RAMP capacitor is charged by a resistor ( $R_{FF}$ ) connected to VIN while the threshold of the clamp is a fixed voltage (2.5 V). An example will illustrate the use of the Volt • Second Clamp comparator to achieve a 50% duty cycle limit at 200 kHz with a 48-V line input. A 50% duty cycle at a 200 kHz requires a 2.5- $\mu$ s on-time. To achieve this maximum on-time clamp level, use Equation 1.

$$R_{FF} \times C_{FF} = \frac{T_{ON} (1 + 10\%)}{\ln \left[ \left( 1 - \frac{2.5V}{VIN} \right)^{-1} \right]} = \frac{2.5 \ \mu s + 0.25 \ \mu s}{\ln \left[ \left( 1 - \frac{2.5V}{48V} \right)^{-1} \right]} = 51.4 \ \mu s$$
(1)

The recommended capacitor value range for  $C_{FF}$  is 100 pF to 1000 pF. 470 pF is a standard value that can be paired with an 110 k $\Omega$  to approximate the desired 51.4- $\mu$ s time constant. If load transient response is slowed by the 10% margin, the  $R_{FF}$  value can be increased. The system signal-to-noise will be slightly decreased by increasing  $R_{FF} \times C_{FF}$ .

#### 8.3.10 Oscillator, Sync Capability

The LM5035C oscillator frequency is set by a single external resistor connected between the RT and AGND pins. To set a desired oscillator frequency, the necessary RT resistor is calculated from Equation 2.

RT = 
$$\left(\frac{1}{F_{OSC}} - 110 \text{ ns}\right) \times 6.25 \times 10^9$$

(2)

For example, if the desired oscillator frequency is 400 kHz (HO and LO each switching at 200 kHz) a 15-k $\Omega$  resistor would be the nearest standard one percent value.

Each output (HO, LO, SR1 and SR2) switches at half the oscillator frequency. The voltage at the RT pin is internally regulated to a nominal 2 V. The RT resistor should be located as close as possible to the IC, and connected directly to the pins (RT and AGND). The tolerance of the external resistor, and the frequency tolerance indicated in *Electrical Characteristics*, must be considered when determining the worst-case frequency range.

The LM5035C can be synchronized to an external clock by applying a narrow pulse to the RT pin. The external clock must be at least 10% higher than the free-running oscillator frequency set by the RT resistor. If the external clock frequency is less than the RT resistor programmed frequency, the LM5035C will ignore the synchronizing pulses. The synchronization pulse width at the RT pin must be a minimum of 15 ns wide. The clock signal should be coupled into the RT pin through a 100-pF capacitor or a value small enough to ensure the pulse width at RT is less than 60% of the clock period under all conditions. When the synchronizing pulse transitions low-to-high (rising edge), the voltage at the RT pin must be driven to exceed 3.2 V from its nominal 2-VDC level. During the clock signal's low time, the voltage at the RT pin will be clamped at 2 VDC by an internal regulator. The output impedance of the RT regulator is approximately 100  $\Omega$ . The RT resistor is always required, whether the oscillator is free running or externally synchronized.

#### 8.3.11 Gate Driver Outputs (HO and LO)

The LM5035C provides two alternating gate driver outputs: the floating high-side gate driver HO and the ground referenced low-side driver LO. Each driver is capable of sourcing 1.25 A and sinking 2-A peak. The HO and LO outputs operate in an alternating manner, at one-half the internal oscillator frequency. The LO driver is powered directly by the VCC regulator. The HO gate driver is powered from a bootstrap capacitor connected between HB and HS. An external diode connected between VCC (anode pin) and HB (cathode pin) provides the high-side gate driver power by charging the bootstrap capacitor from VCC when the switch node (HS pin) is low. When the high-side MOSFET is turned on, HB rises to a peak voltage equal to  $V_{VCC}$  +  $V_{HS}$  where  $V_{HS}$  is the switch node voltage.



The HB and VCC capacitors should be placed close to the pins of the LM5035C to minimize voltage transients due to parasitic inductances since the peak current sourced to the MOSFET gates can exceed 1.25 A. The recommended value of the HB capacitor is 0.01  $\mu$ F or greater. A low ESR or ESL capacitor, such as a surface mount ceramic, should be used to prevent voltage droop during the HO transitions.

The maximum duty cycle for each output is equal to or slightly less than 50% due to any programmed sync rectifier delay. The programmed sync rectifier delay is determined by the DLY pin resistor. If the COMP pin is open circuit, the outputs will operate at maximum duty cycle. The maximum duty cycle for each output can be calculated with Equation 3.

Maximum Duty Cycle = 
$$\frac{\frac{1}{2}T_{S} - T1}{T_{S}}$$

#### where

- T<sub>S</sub> is the period of one complete cycle for either the HO or LO outputs
- T1 is the programmed sync rectifier delay

(3)

For example, if the oscillator frequency is 200 kHz, each output will cycle at 100 kHz ( $T_S = 10~\mu s$ ). Using no programmed delay, the maximum duty cycle at this frequency is calculated to be 50%. Using a programmed sync rectifier delay of 100 ns, the maximum duty cycle is reduced to 49%. Because there is no fixed dead time in the LM5035C, TI recommends that the delay pin resistor not be less than 10 K. Internal delays, which are not ensured, are the only protection against cross conduction if the programmed delay is zero, or very small.




Figure 14. HO, LO, SR1, and SR2 Timing Diagram

#### 8.3.12 Synchronous Rectifier Control Outputs (SR1 and SR2)

Synchronous rectification (SR) of the transformer secondary provides higher efficiency, especially for low-output voltage converters. The reduction of rectifier forward voltage drop (0.5 V - 1.5 V) to 10 mV - 200 mV  $V_{DS}$  voltage for a MOSFET significantly reduces rectification losses. In a typical application, the transformer secondary winding is center tapped, with the output power inductor in series with the center tap. The SR MOSFETs provide the ground path for the energized secondary winding and the inductor current. Figure 14 shows that the SR2 MOSFET is conducting while HO enables power transfer from the primary. The SR1 MOSFET must be disabled during this period since the secondary winding connected to the SR1 MOSFET drain is twice the voltage of the center tap. At the conclusion of the HO pulse, the inductor current continues to flow through the SR1 MOSFET body diode. Because the body diode causes more loss than the SR MOSFET, efficiency can be improved by minimizing the T2 period while maintaining sufficient timing margin over all conditions (component tolerances, and so forth) to prevent shoot-through current. When LO enables power transfer from the primary, the SR1 MOSFET is enabled and the SR2 MOSFET is off.

During the time that neither HO nor LO is active, the inductor current is shared between both the SR1 and SR2 MOSFETs which effectively shorts the transformer secondary and cancels the inductance in the windings. The SR2 MOSFET is disabled before LO delivers power to the secondary to prevent power being shunted to ground. The SR2 MOSFET body diode continues to carry about half the inductor current until the primary power raises the SR2 MOSFET drain voltage and reverse biases the body diode. Ideally, dead-time T1 would be set to the minimum time that allows the SR MOSFET to turn off before the SR MOSFET body diode starts conducting.

Copyright © 2010–2016, Texas Instruments Incorporated



The SR1 and SR2 outputs are powered directly by the 5-V reference regulator. Each output is capable of sourcing 0.09 A and sinking 0.2-A peak. The SR1 and SR2 signals can control SR MOSFET gate drivers through a digital isolator. The actual gate sourcing and sinking currents are provided by the secondary-side bias supply and gate drivers.

The timing of SR1 and SR2 with respect to HO and LO is shown in Figure 14. SR1 is configured out of phase with HO and SR2 is configured out of phase with LO. The dead time between transitions is programmable by a resistor connected from the DLY pin to the AGND pin. Typically,  $R_{DLY}$  is set in the range of 10 k $\Omega$  to 100 k $\Omega$ . The dead-time periods can be calculated using Equation 4 and Equation 5.

$$T1 = 0.003 \times R_{DLY} + 4.6 \text{ ns} \tag{4}$$

$$T2 = 0.0007 \times R_{DLY} + 10.01 \text{ ns}$$
 (5)

When UVLO falls below 1.25 V, or during hiccup current limit, both SR1 and SR2 are held low. During normal operation, if soft start is held low, both SR1 and SR2 will be high.

#### 8.3.13 Thermal Protection

Internal thermal shutdown circuitry is provided to protect the integrated circuit in the event the maximum rated junction temperature is exceeded. When activated, typically at 165°C, the controller is forced into a low-power standby state with the output drivers (HO, LO, SR1, and SR2), the bias regulators (VCC and REF) disabled. This helps to prevent catastrophic failures from accidental device overheating. During thermal shutdown, the soft-start capacitor is fully discharged and the controller follows a normal start-up sequence after the junction temperature falls to the operating level (145°C).

#### 8.4 Device Functional Modes

The LM5035C can be used as a half-bridge PWM controller or as a push-pull PWM controller. To implement the LM5035C in a push-pull application, the HB pin is connected to VCC and the HS pin is connected to PGND. The LM5035C will deliver 180° out-of-phase ground-referenced PWM signals to the gates of the power MOSFETS. The high-side driver has an HS-to-GND maximum voltage rating of 105 V, but in higher-voltage applications the high-side MOSFET can be driven with a gate-drive transformer.



# 9 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

# 9.1 Application Information

The LM5035C is a high performance PWM controller integrated half-bridge and synchronous rectifier driver and is ideally suited for half-bridge topology power converters. The LM5035C architecture allows voltage mode control with line voltage feedforward. Cycle-by-cycle current limit protection can be implemented. The hiccup timer helps the system to stay within a safe operation range under overcurrent conditions. The LM5035C allows programming of dead time between the SR1 and SR2 signals and the HO and LO driver outputs, to allow optimal power stage design. The LM5035C also provides complete system level protection functions, including UVLO, OVP, overcurrent protection.

#### 9.2 Typical Application

The following schematic shows an example of a 100-W half-bridge power converter controlled by the LM5035C. The operating input voltage range ( $V_{PWR}$ ) is 36 V to 75 V, and the output voltage is 3.3 V. The output current capability is 30 A. Current sense transformer T2 provides information to the CS pin for current limit protection. The error amplifier and reference, U3 and U5 respectively, provide voltage feedback through opto-coupler U4. Synchronous rectifiers Q4, Q5, Q6, and Q7 minimize rectification losses in the secondary. An auxiliary winding on transformer T1 provides power to the LM5035C VCC pin when the output is in regulation. The input voltage UVLO thresholds are  $\cong$ 34 V for increasing  $V_{PWR}$ , and  $\cong$ 32 V for decreasing  $V_{PWR}$ . The circuit can be shut down by driving the ON/OFF input (J2) below 1.25 V with an open-collector or open-drain circuit. An external synchronizing frequency can be applied through a 100-pF capacitor to the RT input (U1 pin 5). The regulator output is current-limited at  $\cong$ 34 A.






Figure 15. Evaluation Board Schematic

Submit Documentation Feedback

Copyright © 2010-2016, Texas Instruments Incorporated



#### 9.2.1 Design Requirements

Table 1 lists the parameters for this example.

**Table 1. Design Parameters** 

PARAMETER	MIN	NOM	MAX	UNIT
Input voltage (VIN)	36		72	V
Output voltage (VOUT)		3.3		V
Output current (IOUT)	0		30	Α
Oscillator frequency		400		kHz
Efficiency (full load)		89%		
Efficiency (half load)		92%		
Load regulation		0.2%		
Line regulation		0.1%		
Undervoltage lockout (ON)		33.9		V
Undervoltage lockout (OFF)		31.9		V
Line overvoltage protection (ON)		79.4		V
Line overvoltage protection (OFF)		78.3		V

#### 9.2.2 Detailed Design Procedure

The Device Comparison Table lists the differences between the LM5035A, LM5035A, LM5035B, and LM5035C.

#### 9.2.2.1 VIN

The voltage applied to the VIN pin, which may be the same as the system voltage applied to the power transformer's primary ( $V_{PWR}$ ), can vary in the range of 13 to 105 V. The current into VIN depends primarily on the gate charge provided to the output drivers, the switching frequency, and any external loads on the VCC and REF pins. TI recommends using the filter shown in Figure 16 to suppress transients which may occur at the input supply. This is particularly important when VIN is operated close to the maximum operating rating of the LM5035C.

When power is applied to VIN and the UVLO pin voltage is greater than 0.4 V, the VCC regulator is enabled and supplies current into an external capacitor connected to the VCC pin. When the voltage on the VCC pin reaches the regulation point of 7.6 V, the voltage reference (REF) is enabled. The reference regulation set point is 5 V. The HO, LO, SR1 and SR2 outputs are enabled when the two bias regulators reach their setpoint and the UVLO pin potential is greater than 1.25 V. In typical applications, an auxiliary transformer winding is connected through a diode to the VCC pin. This winding must raise the VCC voltage above 8.3 V to shut off the internal start-up regulator.

After the outputs are enabled and the external VCC supply voltage has begun supplying power to the IC, the current into VIN drops below 1 mA. VIN should remain at a voltage equal to or above the VCC voltage to avoid reverse current through protection diodes.

#### 9.2.2.2 For Applications >100 V

For applications where the system input voltage exceeds 100 V or the IC power dissipation is of concern, the LM5035C can be powered from an external start-up regulator as shown in Figure 17. In this configuration, the VIN and the VCC pins should be connected together, which allows the LM5035C to be operated below 13 V. The voltage at the VCC pin must be greater than 8.3 V yet not exceed 15 V. An auxiliary winding can be used to reduce the power dissipation in the external regulator once the power converter is active. The NPN base-emitter reverse breakdown voltage, which can be as low as 5 V for some transistors, should be considered when selecting the transistor.



#### 9.2.2.3 Current Sense

The CS pin needs to receive an input signal representative of the transformer's primary current, either from a current sense transformer or from a resistor in series with the source of the LO switch, as shown in Figure 18 and Figure 19. In both cases, the sensed current creates a ramping voltage across R1, and the  $R_F/C_F$  filter suppresses noise and transients. R1,  $R_F$  and  $C_F$  should be located as close to the LM5035C as possible, and the ground connection from the current sense transformer, or R1, should be a dedicated track to the AGND pin. The current sense components must provide greater than 0.25 V at the CS pin when an overcurrent condition exists.




Figure 16. Input Transient Protection




Figure 17. Start-Up Regulator for V<sub>PWR</sub> >100 V




Figure 18. Current Sense Using Current Sense Transformer






Figure 19. Current Sense Using Current Sense Resistor (R1)

If the current sense resistor method is used, the overcurrent condition will only be sensed while LO is driving the low-side MOSFET. Overcurrent while HO is driving the high-side MOSFET will not be detected. In this configuration, it will take 4 times as long for continuous cycle-by-cycle current limiting to initiate a restart event since each over-current event during LO enables the 22-μA RES pin current source for one oscillator period, and then the lack of an overcurrent event during HO enables the 12-μA RES pin current sink for one oscillator period. The time average of this toggling is equivalent to a continuous 5-μA current source into the RES capacitor, increasing the delay by a factor of four. The value of the RES capacitor can be reduced to decrease the time before restart cycle is initiated.

When using the resistor current sense method, an imbalance in the input capacitor voltages may develop when operating in cycle-by-cycle current limiting mode. If the imbalance persists for an extended period, excessive currents in the non-sensed MOSFET, and possible transformer saturation may result. This condition is inherent to the half-bridge topology operated with cycle-by-cycle current limiting and is compounded by only sensing in one leg of the half-bridge circuit. The imbalance is greatest at large duty cycles (low input voltages). If using this method, TI recommends that the capacitor on the RES pin be no larger than 220 pF. Check the final circuit and reduce the RES capacitor further, or omit the capacitor completely to ensure the voltages across the bridge capacitors remain balanced. The current limit value may decrease slightly as the RES capacitor is reduced.

#### 9.2.2.4 HO, HB, HS, and LO

Attention must be given to the PC board layout for the low-side driver and the floating high-side driver pins HO, HB, and HS. A low ESR/ESL capacitor (such as a ceramic surface mount capacitor) should be connected close to the LM5035C, between HB and HS to provide high peak currents during turnon of the high-side MOSFET. The capacitor should be large enough to supply the MOSFET gate charge (Qg) without discharging to the point where the drop in gate voltage affects the MOSFET  $R_{DS(ON)}$ . TI recommends a value ten to twenty times Qg.

$$C_{BOOST} = 20 \text{ x} \frac{Q_g}{\text{VCC}}$$
 (6)

The diode ( $D_{BOOST}$ ) that charges  $C_{BOOST}$  from VCC when the low-side MOSFET is conducting should be capable of withstanding the full converter input voltage range. When the high-side MOSFET is conducting, the reverse voltage at the diode is approximately the same as the MOSFET drain voltage because the high-side driver is boosted up to the converter input voltage by the HS pin, and the high-side MOSFET gate is driven to the HS voltage plus VCC. Because the anode of  $D_{BOOST}$  is connected to VCC, the reverse potential across the diode is equal to the input voltage minus the VCC voltage.  $D_{BOOST}$  average current is less than 20 mA in most applications, so TI recommends a low-current ultra-fast recovery diode to limit the loss due to diode junction capacitance. Schottky diodes are also a viable option, particularly for lower input voltage applications, but attention must be paid to leakage currents at high temperatures.



The internal gate drivers need a very low impedance path to the respective decoupling capacitors; the VCC cap for the LO driver and  $C_{\mathsf{BOOST}}$  for the HO driver. These connections should be as short as possible to reduce inductance and as wide as possible to reduce resistance. The loop area, defined by the gate connection and its respective return path, should be minimized.

The high-side gate driver can also be used with HS connected to PGND for applications other than a half bridge converter (for example, push-pull). The HB pin is then connected to VCC, or any supply greater than the high-side driver undervoltage lockout (approximately 6.5 V). In addition, the high-side driver can be configured for high voltage offline applications where the high-side MOSFET gate is driven through a gate drive transformer.

#### 9.2.2.5 Programmable Delay (DLY)

The  $R_{DLY}$  resistor programs the delays between the SR1 and SR2 signals and the HO and LO driver outputs. Figure 14 shows the relationship between these outputs. The DLY pin is nominally set at 2.5 V and the current is sensed through  $R_{DLY}$  to ground. This current is used to adjust the amount of dead time before the HO and LO pulse (T1) and after the HO and LO pulse (T2). Typically  $R_{DLY}$  is in the range of 10 k $\Omega$  to 100 k $\Omega$ . The dead-time periods can be calculated using Equation 7 and Equation 8.

$$T1 = 0.003 \times R_{DLY} + 4.6 \text{ ns}$$
 (7)

$$T2 = 0.0007 \times R_{DLY} + 10.01 \text{ ns}$$
 (8)

This may cause lower than optimal system efficiency if the delays through the SR signal transformer network, the secondary gate drivers and the SR MOSFETs are greater than the delay to turn on the HO or LO MOSFETs. Should an SR MOSFET remain on while the opposing primary MOSFET is supplying power through the power transformer, the secondary winding will experience a momentary short circuit, causing a significant power loss to occur.

When choosing the  $R_{DLY}$  value, worst case propagation delays and component tolerances should be considered to assure that there is never a time where both SR MOSFETs are enabled AND one of the primary side MOSFETs is enabled. The time period T1 should be set so that the SR MOSFET has turned off before the primary MOSFET is enabled. Conversely, T1 and T2 should be kept as low as tolerances allow to optimize efficiency. The SR body diode conducts during the time between the SR MOSFET turns off and the power transformer begins supplying energy. Power losses increase when this happens since the body diode voltage drop is many times higher than the MOSFET channel voltage drop. The interval of body diode conduction can be observed with an oscilloscope as a negative 0.7-V to 1.5-V pulse at the SR MOSFET drain.

#### 9.2.2.6 UVLO and OVP Voltage Divider Selection For R1, R2, and R3

Two dedicated comparators connected to the UVLO and OVP pins are used to detect undervoltage and overvoltage conditions. The threshold value of these comparators,  $V_{\text{UVLO}}$  and  $V_{\text{OVP}}$ , is 1.25 V (typical). The two functions can be programmed independently with two voltage dividers from VIN to AGND as shown in Figure 20 and Figure 21, or with a three-resistor divider as shown in Figure 22. Independent UVLO and OVP pins provide greater flexibility for the user to select the operational voltage range of the system. Hysteresis is accomplished by 23- $\mu$ A current sources ( $I_{\text{UVLO}}$  and  $I_{\text{OVP}}$ ), which are switched ON or OFF into the sense pin resistor dividers as the comparators change state.

When the UVLO pin voltage is below 0.4 V, the controller is in a low current shutdown mode. For a UVLO pin voltage greater than 0.4 V but less than 1.25 V the controller is in standby mode. Once the UVLO pin voltage is greater than 1.25 V, the controller is fully enabled. Two external resistors can be used to program the minimum operational voltage for the power converter as shown in Figure 20. When the UVLO pin voltage falls below the 1.25-V threshold, an internal 23-µA current sink is enabled to lower the voltage at the UVLO pin, thus providing threshold hysteresis. Resistance values for R1 and R2 can be determined from Equation 9 and Equation 10.

$$R_{1} = \frac{V_{HYS}}{23 \,\mu\text{A}}$$

$$R_{2} = \frac{1.25 \text{V} \times R_{1}}{V_{PWR} - 1.25 \text{V} - (23 \,\mu\text{A} \times R_{1})}$$
(9)

where


- V<sub>PWR</sub> is the desired turn-on voltage
- V<sub>HYS</sub> is the desired UVLO hysteresis at V<sub>PWR</sub>

(10)

Submit Documentation Feedback



For example, if the LM5035C is to be enabled when  $V_{PWR}$  reaches 34 V, and disabled when VPWR is decreased to 32 V, R1 should be 87 k $\Omega$ , and R2 should be 3.54 k $\Omega$ . The voltage at the UVLO pin should not exceed 7 V at any time. Be sure to check both the power and voltage rating (0603 resistors can be rated as low as 50 V) for the selected R1 resistor.



Copyright © 2016, Texas Instruments Incorporated

Figure 20. Basic UVLO Configuration




Figure 21. Basic Overvoltage Protection




Figure 22. UVLO and OVP Divider



The impedance seen looking into the resistor divider from the UVLO and OVP pins determines the hysteresis level. UVLO and OVP enable and disable thresholds are calculated using the equations in the table below for the three-resistor divider illustrated in Figure 22.

Table 2. UVO/OVP Divider Formulas

DESCRIPTION	FORMULA
Outputs disabled due to VIN falling below UVLO threshold	UVLO <sub>off</sub> = 1.25V x $\left(\frac{R_1 + R_2 + R_3}{R_2 + R_3}\right)$ (11)
Outputs enabled due to VIN rising above UVLO threshold	$UVLO_{on} = UVLO_{off} + (23 \mu A \times R_1)$
Outputs disabled due to VIN rising above OVP threshold	OVP <sub>off</sub> = 1.25V x $\left(\frac{R_1 + R_2 + R_3}{R_3}\right)$ (12)
Outputs enabled due to VIN falling below OVP threshold	$OVP_{on} = OVP_{off} - [23 \mu A \times (R1 + R2)]$

The typical operating ranges of undervoltage and overvoltage thresholds are calculated from the above equations. For example, for resistor values R1 = 86.6 k $\Omega$ , R2 = 2.10 k $\Omega$  and R3 = 1.40 k $\Omega$  the computed thresholds are:

- UVLO turnoff = 32.2 V
- UVLO turnon = 34.2 V
- OVP turnon = 78.4 V
- OVP turnoff = 80.5 V




Figure 23. Remote Standby and Disable Control

To maintain the threshold's accuracy, TI recommends a resistor tolerance of 1% or better.

The design process starts with the choice of the voltage difference between the UVLO enabling and disabling thresholds. This will also approximately set the difference between OVP enabling and disabling regulation:

$$R_1 = \frac{\text{UVLO}_{\text{on}} - \text{UVLO}_{\text{off}}}{23 \,\mu\text{A}} \tag{13}$$

Next, the combined resistance of R<sub>2</sub> and R<sub>3</sub> is calculated by choosing the threshold for the UVLO disabling threshold:

$$R_{\text{COMBINED}} = \frac{1.25 \text{V x R}_1}{\text{UVLO}_{\text{off}} - 1.25 \text{V}}$$

$$\tag{14}$$

Then R<sub>3</sub> is determined by selecting the OVP disabling threshold:

$$R_3 = \frac{1.25V \times (R_1 + R_{COMBINED})}{OVP_{off}}$$
(15)

Finally,  $R_3$  is subtracted from  $R_{COMBINED}$  to give  $R_2$ :

$$R_2 = R_{COMBINED} - R_3 \tag{16}$$



Remote configuration of the controller's operational modes can be accomplished with open drain device(s) connected to the UVLO pin as shown in Figure 23.

#### 9.2.2.7 Fault Protection

The Overvoltage Protection (OVP) comparator of the LM5035C can be configured for line or load fault protection or thermal protection using an external temperature sensor or thermistor. Figure 21 shows a line over voltage shutdown application using a voltage divider between the input power supply, V<sub>PWR</sub>, and AGND to monitor the line voltage.

Figure 24 demonstrates the use of the OVP pin for latched output overvoltage fault protection, using a Zener and opto-coupler. When  $V_{OUT}$  exceeds the conduction threshold of the opto-coupler diode and Zener, the opto-coupler momentarily turns on Q1 and the LM5035C enters standby mode, disabling the drivers and enabling the hysteresis current source on the OVP pin. Once the current source is enabled, the OVP voltage will remain at 2.3V (23 μA × 100 kΩ) without additional drive from the external circuit. If the opto-coupler transistor emitter were directly connected to the OVP pin, then leakage current in the Zener diode amplified by the opto-coupler's gain could falsely trip the protection latch. R1 and Q1 are added reduce the sensitivity to low-level currents in the opto-coupler. Using the values of Figure 24, the opto-coupler collector current must equal  $V_{BE(Q1)}$  / R1 = 350 μA before OVP latches. Once the controller has switched to standby mode, the outputs no longer switch but the VCC and REF regulators continue functioning and supply bias to the external circuitry. VCC must fall below 6.2 V or the UVLO pin must fall below 0.4 V to clear the OVP latch.




Figure 24. Latched Load Overvoltage Protection

Figure 25 shows an application of the OVP comparator for Remote Thermal Protection using a thermistor (or multiple thermistors), which may be located near the main heat sources of the power supply. The negative temperature coefficient (NTC) thermistor is nearly logarithmic, and in this example a 100-k $\Omega$  thermistor with the  $\beta$  material constant of 4500 kelvins changes to approximately 2 k $\Omega$  at 130°C. Setting R1 to one-third of this resistance (665  $\Omega$ ) establishes 130°C as the desired trip point (for V<sub>REF</sub> = 5 V). In a temperature band from 20°C below to 20°C above the OVP threshold, the voltage divider is nearly linear with 25 mV per°C sensitivity.

R2 provides temperature hysteresis by raising the OVP comparator input by R2 × 23  $\mu$ A. For example, if a 22-k $\Omega$  resistor is selected for R2, then the OVP pin voltage will increase by 22 k $\Omega$  × 23  $\mu$ A = 506 mV. The NTC temperature must therefore fall by 506 mV / 25 mV per°C = 20°C before the LM5035C switches from the standby mode to the normal mode.




Figure 25. Remote Thermal Protection



#### 9.2.2.8 Hiccup Mode Current Limit Restart (RES)

The basic operation of the hiccup mode current limit restart is described in the functional description. The delay time to restart is programmed with the selection of the RES pin capacitor  $C_{RES}$  as illustrated in Figure 25.

In the case of continuous cycle-by-cycle current limit detection at the CS pin, the time required for C<sub>RES</sub> to reach the 2.5-V hiccup mode threshold is:

$$t1 = \frac{C_{RES} \times 2.5V}{22 \,\mu\text{A}} = 114 \,\text{k}\Omega \times C_{RES} \tag{17}$$

For example, if  $C_{RES} = 0.01 \mu F$  the time t1 is approximately 1.14 ms.

The cool down time, t2 is set by the soft-start capacitor ( $C_{SS}$ ) and the internal 1- $\mu A$  SS current source, and is equal to Equation 18:

$$t2 = \frac{C_{SS} \times 1V}{1 \,\mu\text{A}} = 1 \,\text{M}\Omega \times C_{SS} \tag{18}$$

If  $C_{SS} = 0.01 \ \mu F \ t2 \ is \approx 10 \ ms$ .

The soft-start time t3 is set by the internal 110-µA current source, and is equal to Equation 19.

$$t3 = \frac{C_{SS} \times 4V}{110 \,\mu\text{A}} = 40 \,\text{k}\Omega \times C_{SS} \tag{19}$$

If  $C_{SS} = 0.01 \,\mu\text{F t3}$  is ≈363  $\mu\text{s}$ .

The time t2 provides a periodic cool-down time for the power converter in the event of a sustained overload or short circuit. This off time results in lower average input current and lower power dissipation within the power components. TI recommends that the ratio of t2 / (t1 + t3) be in the range of 5 to 10 to take advantage of this feature.

If the application requires no delay from the first detection of a current limit condition to the onset of the hiccup mode (t1 = 0), the RES pin can be left open (no external capacitor). If it is desired to disable the hiccup mode entirely, the RES pin should be connected to ground (AGND).





Figure 26. Hiccup Overload Restart Timing

Product Folder Links: LM5035C

30



#### 9.2.3 Application Curves




Conditions: Input Voltage = 48 VDC Output Current = 5 A

Trace 1: Output Voltage Volts/div = 500 mV

Horizontal Resolution = 0.5 ms/div

Figure 27. Output Voltage During a Typical Start-Up




Conditions: Input Voltage = 48 VDC Output Current = 15 A to 22.5 A

Upper Trace: Output Voltage Volts/div = 50 mV Lower Trace: Output Current = 15 A to 22.5 A to 15 A

Horizontal Resolution = 0.5 ms/div

Figure 28. Transient Response for a Load Change From 15 A to 22.5 A




Conditions: Input Voltage = 48 VDC

Output Current = 30 A Bandwidth Limit = 20 MHz

Trace 1: Output Ripple Voltage Volts/div = 20 mV

Horizontal Resolution = 1 µs/div

Figure 29. Typical Output Ripple Seen Across the Output Terminals



Conditions: Input Voltage = 36 VDC


Output Current = 5 A

Trace 1: Q1 drain voltage Volts/div = 10 V

Horizontal Resolution = 1 µs/div

Figure 30. Drain Voltage of Q1 With a 5-A Load (Input Voltage of 36 V)






Conditions: Input Voltage = 72 VDC

Output Current = 5 A

Trace 1: Q2 drain voltage Volts/div = 10 V

Horizontal Resolution = 1 μs/div

Figure 31. Drain Voltage of Q1 With a 5-A Load (Input Voltage of 72 V)



Conditions: Input Voltage = 48 VDC

Output Current = 5 A

Upper Trace: SR1, Q4 gate Volts/div = 5 V Middle Trace: HS, Q2 drain Volts/div = 20 V Lower Trace: SR2, Q6 gate Volts/div = 5 V

Horizontal Resolution = 1 µs/div

Figure 32. Gate Voltages of the Synchronous Rectifiers

Submit Documentation Feedback

Copyright © 2010–2016, Texas Instruments Incorporated



# 10 Power Supply Recommendations

The LM5035C can be used to control power levels up to 500 W; therefore, the current levels can be considerable. Care must be taken in choosing components with the correct current rating which includes: magnetic components, power MOSFETS and diodes, connectors, and wire sizes. Input and output capacitors must have the correct ripple current rating. TI recommends using a multilayer PCB with a copper area chosen to ensure the LM5035C operates below the maximum junction temperature. Full power loading must never be attempted without providing for adequate cooling.

## 11 Layout

#### 11.1 Layout Guidelines

The LM5035C current sense and PWM comparators are very fast, and respond to short duration noise pulses. The components at the CS, COMP, SS, OVP, UVLO, DLY and the RT pins should be as physically close as possible to the IC, thereby minimizing noise pickup on the PC board tracks.

Layout considerations are critical for the current sense filter. If a current sense transformer is used, both leads of the transformer secondary should be routed to the sense filter components and to the IC pins. The ground side of the transformer should be connected through a dedicated PC board track to the AGND pin, rather than through the ground plane.

If the current sense circuit employs a sense resistor in the drive transistor source, low inductance resistors should be used. In this case, all the noise sensitive, low-current ground tracks should be connected in common near the IC, and then a single connection made to the power ground (sense resistor ground point).

The gate drive outputs of the LM5035C should have short, direct paths to the power MOSFETs to minimize inductance in the PC board traces. The SR control outputs should also have minimum routing distance through the pulse transformers and through the secondary gate drivers to the sync FETs.

The two ground pins (AGND, PGND) must be connected together with a short, direct connection, to avoid jitter due to relative ground bounce.

If the internal dissipation of the LM5035C produces high junction temperatures during normal operation, the use of multiple vias under the IC to a ground plane can help conduct heat away from the IC. Judicious positioning of the PC board within the end product, along with use of any available air flow (forced or natural convection) will help reduce the junction temperatures. If using forced air cooling, avoid placing the LM5035C in the airflow shadow of tall components, such as input capacitors.



# 11.2 Layout Example




Figure 33. LM5035C Layout Example



# 12 Device and Documentation Support

#### 12.1 Documentation Support

#### 12.1.1 Related Documentation

For related documentation see the following:

AN-2043 LM5035C Evaluation Board (SNVA433)

## 12.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

# 12.3 Community Resource

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 12.4 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

# 12.5 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### 12.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

# 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.





10-Dec-2020

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
LM5035CMH/NOPB	ACTIVE	HTSSOP	PWP	20	73	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	LM5035 CMH	Samples
LM5035CMHX/NOPB	ACTIVE	HTSSOP	PWP	20	2500	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	LM5035 CMH	Samples
LM5035CSQ/NOPB	ACTIVE	WQFN	NHZ	24	1000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	5035CSQ	Samples
LM5035CSQX/NOPB	ACTIVE	WQFN	NHZ	24	4500	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	5035CSQ	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



# **PACKAGE OPTION ADDENDUM**

10-Dec-2020

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# PACKAGE MATERIALS INFORMATION

www.ti.com 31-May-2019


# TAPE AND REEL INFORMATION





_		
		Dimension designed to accommodate the component width
		Dimension designed to accommodate the component length
		Dimension designed to accommodate the component thickness
	W	Overall width of the carrier tape
Γ	P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LM5035CMHX/NOPB	HTSSOP	PWP	20	2500	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1
LM5035CSQ/NOPB	WQFN	NHZ	24	1000	178.0	12.4	4.3	5.3	1.3	8.0	12.0	Q1
LM5035CSQX/NOPB	WQFN	NHZ	24	4500	330.0	12.4	4.3	5.3	1.3	8.0	12.0	Q1


**PACKAGE MATERIALS INFORMATION** 


www.ti.com 31-May-2019



\*All dimensions are nominal

ń	7 III GITTIOTOTOTO GEO TIOTITICA							
	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
	LM5035CMHX/NOPB	HTSSOP	PWP	20	2500	367.0	367.0	35.0
	LM5035CSQ/NOPB	WQFN	NHZ	24	1000	210.0	185.0	35.0
	LM5035CSQX/NOPB	WQFN	NHZ	24	4500	367.0	367.0	35.0





#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (<a href="www.ti.com/legal/termsofsale.html">www.ti.com/legal/termsofsale.html</a>) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated