


DD-12864WE-2A PRODUCT SPECIFICATION

Version 1.0 Mar 19, 2020



Customer's Approval							
<u>Signature</u>	<u>Date</u>						

Prepared by *Chi Huang*Approved by *Eric Wan*



Revision History

VERSION	DATE	DESCRIPTION	AUTHOR
1.0	Mar 19, 2020	Initial Released	Chi Huang

Legal Notice

Copyright ©2020 Densitron Technologies Ltd

All information contained in this document is proprietary and confidential to Densitron Technologies Ltd and is subject to a non-disclosure agreement. Unauthorized use, duplication, modification or disclosure of this information by any means without prior consent of Densitron Technologies Ltd is prohibited.

Every effort has been made to ensure the accuracy of this document; however, Densitron Technologies Ltd accepts no responsibility for any inaccuracies, errors or omissions herein. Densitron Technologies Ltd reserves the right to change specifications without prior notice in its absolute discretion, to supply the best product possible. Where Densitron Technologies Ltd or any of its group companies has (i) made a change to a product to incorporate a specific customer requirement or (ii) has created a design to a customer's specific requirements, in either case the customer will indemnify and hold the relevant Densitron entity harmless against any claim that delivery against such requirement breaches any intellectual property or other rights of any 3rd party.

All brands and trademarks are the property of their respective owners and are hereby fully acknowledged.



Table of Contents

1.	GENERAL DESCRIPTION							
	1.1	Introduction	5					
	1.2	Main Features	5					
2.	MECH	MECHANICAL SPECIFICATION						
	2.1	Mechanical Characteristics	6					
	2.2	Mechanical Drawing						
3.	ELECT	TRICAL SPECIFICATION OLED	8					
	3.1	Absolute Maximum Ratings	8					
	3.2	DC Electrical Characteristics OLED	g					
	3.3	Interface Pin Assignment	11					
	3.4	Block Diagram						
	3.5	Timing Characteristics	13					
4.	OPTIC	CAL SPECIFICATION OLED	18					
	4.1	Optical Characteristics						
5.	FUNC	TIONAL SPECIFICATION OLED	19					
	5.1	Commands	19					
	5.2	Power Down and Power Up Sequence	19					
	5.3	Reset Circuit	20					
	5.4	Application Circuit	21					
	5.5	Actual Application Example OLED	31					
6.	PACK	AGING	35					
7.	QUAL	ITY ASSURANCE SPECIFICATION	36					
	7.1	Conformity	36					
	7.2	Environment Required	36					
	7.3	Delivery Assurance	36					
	7.4	Dealing with Customer Complaints	41					
8.	RELIA	ABILITY SPECIFICATION	42					
	8.1	Reliability Tests	42					
9.	HAND	DLING PRECAUTIONS	43					





9.1	Handling Precautions	43
9.2	Storage Precautions	44
9.3	Designing Precautions	44
9.4	Operation Precautions	45
9 5	Other Precautions	45



1. General Description

1.1 Introduction

This is 0.96'' Size passive matrix OLED display with Anti-Glare polarizer. This display comes in white monochrome area colour and all-round view, has a resolution of 128×64 , and the display module supports 8-bit 68XX/80XX Parallel, 3-/4-wire SPI and I^2C interface.

1.2 Main Features

Item	Contents				
Display Format	128 x 64 Dots				
Colour	White Monochrome				
Overall Dimensions	26.70 (W) x 19.26 (H) x 1.45 (D) mm				
Surface Treatment	Anti-Glare				
Viewing Area	23.744 (W) x 12.864 (H) mm 21.744 (W) x 10.864 (H) mm				
Active Area					
Display Mode	Passive Matrix (0.96")				
Duty ratio	1/64				
Display Driver IC	SSD1306				
Operating temperature	-40°C ~ +70°C				
Storage temperature	-40°C ~ +85°C				
ROHS	Compliant to RoHS 2.0				




2. Mechanical Specification

2.1 Mechanical Characteristics

Item	Characteristic	Unit
Display Format	128 x 64	Dots
Overall Dimensions	26.70 (W) x 19.26 (H) x 1.45 (D)	mm
Viewing Area	23.744 (W) x 12.864 (H)	mm
Active Area	21.744 (W) x 10.864 (H)	mm
Dot Size	0.154 (W) x 0.154 (H)	mm
Dot Pitch	0.170 (W) x 0.170 (H)	mm
Weight	1.54± 10%	g
IC Controller/Driver	SSD1306	



2.2 Mechanical Drawing





3. Electrical Specification OLED

3.1 Absolute Maximum Ratings

ltem	Symbol	Min	Max	Unit	Note
Supply Voltage for Logic	V_{DD}	-0.3	4	V	
Supply Voltage for Display	V _{cc}	0	11	V	1, 2
Supply Voltage for DC/DC	V _{DDB}	-0.3	5	V	
Operating Temperature	T _{OP}	-40	70	°C	-
Storage Temperature	T _{STG}	-40	85	°C	3
Life Time (100 cd/m²)	-	10,000	-	hour	4
Life Time (80 cd/m²)	-	30000	-	hour	-
Life Time (60 cd/m²)	-	50000	-	hour	

Note 1: All the above voltages are on the basis of " $V_{SS} = 0V$ ".

Note 2: When this module is used beyond the above absolute maximum ratings, permanent breakage of the module may occur. Also, for normal operations, it is desirable to use this module under the conditions according to Section 3.2 "DC Electrical Characteristics OLED" and Section 4. "Optical Characteristics OLED". If this module is used beyond these conditions, malfunctioning of the module can occur and the reliability of the module may deteriorate.

Note 3: The defined temperature ranges do not include the polarizer. The maximum withstood temperature of the polarizer should be 80°C

Note 4: V_{CC}=9.0V, T_a=25°C, 50% Checkerboard.

Software configuration follows section 5.5.1 Initialization.

End of lifetime is specified as 50% of initial brightness reached. The average operating lifetime at room temperature is estimated by the accelerated operation at high temperature conditions.



3.2 DC Electrical Characteristics OLED

3.2.1 V_{CC} Supplied Externally

Item	Symbol	Condition	Min	Тур	Max	Unit	Note
Supply Voltage for Logic	V _{DD}	-	1.65	2.8	3.3	V	-
Supply Voltage for Display (Supplied Externally)	Vcc	Internal DC/DC Disable	8.5	9.0	9.5	V	1
High Level Input	Vih	-	0.8 x V _{DD}	-	V _{DD}	V	-
Low Level Input	V _{IL}	-	0	-	0.2 x V _{DD}	V	-
High Level Output	Vон	Ι _{ουτ} =100μΑ, 3.3ΜΗ _Ζ	0.9 x V _{DD}	-	V _{DD}	V	-
Low Level Output	Vol	Ιουτ=100μΑ, 3.3MHz	0	-	0.1 x V _{DD}	V	-
Operating Current for V _{DD}	I _{DD}	-	-	180	300	μ A	-
		-	-	5.7	7.1	mA	2
Operating Current for Vcc	Icc	-	-	8.5	10.6	mA	3
(Vcc Supplied Externally)		-	-	15.3	19.1.	mA	4
Sleep Mode Current for V _{DD}	I _{DD} , SLEEP	-	-	1	5	μА	-
Sleep Mode Current for Vcc	ICC, SLEEP	-	-	2	10	μ A	-

Note 1: Brightness (L_{br}) and Supply Voltage for Display (V_{CC}) are subject to the change of the panel characteristics and the customer's request.

Note 2: $V_{DD} = 2.8V$, $V_{CC} = 9.0V$, 30% Display Area Turn on.

Note 3: $V_{DD} = 2.8V$, $V_{CC} = 9.0V$, 50% Display Area Turn on.

Note 4: $V_{DD} = 2.8V$, $V_{CC} = 9.0V$, 100% Display Area Turn on.

^{*}Software configuration follows section 5.5.1 Initialization



3.2.2 V_{CC} Generated by Internal DC/DC Circuit

ltem	Symbol	Condition	Min	Тур	Max	Unit	Note
Supply Voltage for Logic	V_{DD}	-	1.65	2.8	3.3	V	-
Supply Voltage for DC/DC	V_{DDB}	Internal DC/DC Enable	3.0	-	4.2	V	-
Supply Voltage for Display (Generated by Internal DC/DC)	Vcc	Internal DC/DC Enable	7.0	7.5	8.0	V	1
High Level Input	V _{IH}	-	0.8 x V _{DD}		V_{DD}	V	-
Low Level Input	VIL	-	0		0.2 x V _{DD}	V	-
High Level Output	Vон	Іоит=100µA, 3.3MHz	0.9 x V _{DD}	-	V _{DD}	V	-
Low Level Output	Vol	Іоит=100µA, 3.3MHz	0	-	0.1 x V _{DD}	V	-
Operating Current for V _{DD}	I _{DD}	-	-	180	300	μА	-
		-	-	12.5	15.6	mA	2
Operating Current for V _{DDB}	I _{DDB}	-	-	17.8	22.3	mA	3
(V _{CC} Generated by Internal DC/DC)		-	-	27.9	34.9	mA	4
Sleep Mode Current for V _{DD}	I _{DD} , SLEEP	-	-	1	5	μА	-
Sleep Mode Current for V _{DDB}	I _{DDB} , SLEEP	-	-	2	10	μА	-

Note 1: Brightness (L_{br}) and Supply Voltage for Display (V_{CC}) are subject to the change of the panel characteristics and the customer's request.

Note 2: V_{DD} = 2.8V, V_{DDB} = 3.5V, V_{CC} Generated by Internal DC/DC, 30% Display Area Turn on.

Note 3: V_{DD} = 2.8V, V_{DDB} = 3.5V, V_{CC} Generated by Internal DC/DC, 50% Display Area Turn on.

Note 4: $V_{DD} = 2.8V$, $V_{DDB} = 3.5V$, V_{CC} Generated by Internal DC/DC, 100% Display Area Turn on.

^{*}Software configuration follows section 5.5.2 Initialization



3.3 Interface Pin Assignment

No.	Symbol	I/O	Function							
1	NC (GND)	-	-							
2/3	C2P / C2N C1P / C1N	I	Positive Terminal of the Flying Inverting Capacitor Negative Terminal of the Flying Boost Capacitor The charge-pump capacitors are required between the terminals. They must be floated when the converter is not used.							
6	VDDB	Р	Power Supply for DC/DC Converter Circuit This is the power supply pin for the internal buffer of the DC/DC voltage converter. It must be connected to external source when the converter is used. It should be connected to V _{DD} when the converter is not used.							
7	NC	-	Reserved Pin The N.C. pin between function pins are reserved for compatible and flexible design.							
8	VSS	Р	Ground of Logic Circuit This is a ground pin. It acts as a reference for the logic pins. It must be connected to external ground.							
9	VDD	Р	Power Supply for Logic This is a voltage supply pin. It must be connected to external source.							
10			Communicating Protocol Select							
11	-		These pins are MCU interface selection input. See the following table:							
12	BS0 BS1 BS2	1	BSO BS1 BS2							
13	CS#		Chip Select This pin is the chip select input. The chip is enabled for MCU communication only when CS# is pulled low.							
14	RES#	О	Power Reset for Controller and Driver This pin is reset signal input. When the pin is low, initialization of the chip is executed. Keep this pin pull high during normal operation							
15	D/C#	Р	Reep this pin pull high during normal operation. Data/Command Control This pin is Data/Command control pin. When the pin is pulled high, the input at D7~D0 is treated as display data. When the pin is pulled low, the input at D7~D0 will be transferred to the command register. When the pin is pulled high and serial interface mode is selected, the data at SDIN will be interpreted as data. When it is pulled low, the data at SDIN will be transferred to the command register. In I ₂ C mode, this pin acts as SAO for slave address selection. For detail relationship to MCU interface signals, please refer to the Timing							



No.	Symbol	I/O	Function
			Characteristics Diagrams.
16	R/W#	1	Read/Write Select or Write This pin is MCU interface input. When interfacing to a 68XX-series microprocessor, this pin will be used as Read/Write (R/W#) selection input. Pull this pin to "High" for read mode and pull it to "Low" for write mode. When 80XX interface mode is selected, this pin will be the Write (WR#) input. Data write operation is initiated when this pin is pulled low and the CS# is pulled low. When serial or I ² C mode is selected, this pin must be connected to Vss.
17	E/RD#	ı	Read/Write Enable or Read This pin is MCU interface input. When interfacing to a 68XX-series microprocessor, this pin will be used as the Enable (E) signal. Read/write operation is initiated when this pin is pulled high and the CS# is pulled low. When connecting to an 80XX-microprocessor, this pin receives the Read (RD#) signal. Data read operation is initiated when this pin is pulled low and CS# is pulled low. When serial or I ₂ C mode is selected, this pin must be connected to V _{ss} .
18~25	D0~D7	I/O	Host Data Input / Output Bus These pins are 8-bit bi-directional data bus to be connected to the microprocessor's data bus. When serial mode is selected, D1 will be the serial data input SDIN and D0 will be the serial clock input SCLK. When I ₂ C mode is selected, D2 & D1 should be tired together and serve as SDA _{out} & SDA _{in} in application and D0 is the serial clock input SCL. Unused pins must be connected to Vss except for D2 in serial mode.
26	IREF	I	Current Reference for Brightness Adjustment This pin is segment current reference pin. A resistor should be connected between this pin and Vss. Set the current at 12.5µA maximum.
27	VCOMH	0	Voltage Output High Level for COM Signal This pin is the input pin for the voltage output high level for COM signals. A capacitor should be connected between this pin and Vss.
28	VCC	Р	Power Supply for OEL Panel This is the most positive voltage supply pin of the chip. A stabilization capacitor should be connected between this pin and V _{SS} when the converter is used. It must be connected to external source when the converter is not used.
29	VLSS	Р	Ground of Analog Circuit This is an analog ground pin. It should be connected to Vss externally.
30	N.C. (GND)	-	Reserved Pin (Supporting Pin) The supporting pins can reduce the influences from stresses on the function pins. These pins must be connected to external ground as the ESD protection circuit.



3.4 Block Diagram


Please refer to section 5.4 Application circuit

3.5 Timing Characteristics

3.5.1 68XX-Series MPU Parallel Interface Timing Characteristics

Parameter	Symbol	Min	Тур.	Max	Unit	Condition
Clock Cycle Time	tcycle	300	-	-	ns	-
Address Setup Time	t _{AS}	5	-	-	ns	-
Address Hold Time	tан	0	-	-	ns	-
Write Data Setup Time	t _{DSW}	40	-	-	ns	-
Write Data Hold Time	t _{DHW}	7	-	-	ns	-
Read Data Hold Time	t _{DHR}	20	-	-	ns	-
Output Disable Time	tон	-	-	70	ns	-
Access Time	t _{ACC}	-	-	140	ns	-
Chip Select Low Pulse Width (Read) Chip Select Low Pulse Width (Write)	PWcsL	120 60	-	_	ns	-
Chip Select High Pulse Width (Read) Chip Select High Pulse Width (Write)	PWcsh	60 60	-	-	ns	-
Rise Time	t _R	-	-	40	ns	-
Fall Time	t _F	-	-	40	ns	-

^{*} $(V_{DD} - V_{SS} = 1.65V \text{ to } 3.3V, T_a = 25^{\circ}C)$







3.5.2 80XX-Series MPU Parallel Interface Timing Characteristics

Parameter	Symbol	Min	Тур.	Max	Unit	Condition
Clock Cycle Time	t _{CYCLE}	300	-	-	ns	-
Address Setup Time	t _{AS}	10	-	-	ns	-
Address Hold Time	t _{AH}	0	-	-	ns	-
Write Data Setup Time	t _{DSW}	40	-	-	ns	-
Write Data Hold Time	t _{DHW}	7	-	-	ns	-
Read Data Hold Time	t _{DHR}	20	-	-	ns	-
Output Disable Time	t _{OH}	-	-	70	ns	-
Access Time	t _{ACC}	-	-	140	ns	-
Read Low Time	t _{PWLR}	120	-	-	ns	-
Write Low Time	t _{PWLW}	60	-	-	ns	-
Read High Time	t _{PWHR}	60	-	-	ns	-
Write High Time	t _{PWHW}	60	-	-	ns	-
Chip Select Setup Time	t _{cs}	0	-	-	ns	-
Chip Select Hold Time to Read Signal	t _{CSH}	0	-	-	ns	-
Chip Select Hold Time	t _{CSF}	20	-	-	ns	-
Rise Time	t _R	-	-	40	ns	-
Fall Time	t _F		-	40	ns	-

 $^{*(}V_{DD} - V_{SS} = 1.65V \text{ to } 3.3V, T_a = 25^{\circ}C)$









3.5.3 Serial Interface Timing Characteristics (4-wire SPI)

Parameter	Symbol	Min	Тур.	Max	Unit	Condition
Clock Cycle Time	t _{cycle}	100	-	-	ns	-
Address Setup Time	t _{AS}	15	-	-	ns	-
Address Hold Time	t _{AH}	15	-	-	ns	-
Chip Select Setup Time	t _{CSS}	20	-	-	ns	-
Chip Select Hold Time	t _{CSH}	10	-	-	ns	-
Write Data Setup Time	t _{DSW}	15	-	-	ns	-
Write Data Hold Time	t _{DHW}	15	-	-	ns	-
Clock Low Time	t _{CLKL}	20	-	-	ns	-
Clock High Time	t _{CLKH}	20	-	-	ns	-
Rise Time	t _R	-	-	40	ns	-
Fall Time	t _F	-	-	40	ns	-

 $*(V_{DD} - V_{SS} = 1.65V \text{ to } 3.3V, T_a = 25^{\circ}C)$









3.5.4 Serial Interface Timing Characteristics (3-wire SPI)

Parameter	Symbol	Min	Тур.	Max	Unit	Condition
Clock Cycle Time	t _{cycle}	100	-	-	ns	-
Chip Select Setup Time	t _{css}	20	-	-	ns	-
Chip Select Hold Time	t _{CSH}	10	-	-	ns	-
Write Data Setup Time	t _{DSW}	15	-	-	ns	-
Write Data Hold Time	t _{DHW}	15	-	-	ns	-
Clock Low Time	t _{CLKL}	20	-	-	ns	-
Clock High Time	t _{CLKH}	20	-	-	ns	-
Rise Time	t _R	-	-	40	ns	-
Fall Time	t _F	-	-	40	ns	-

^{*} $(V_{DD} - V_{SS} = 1.65V \text{ to } 3.3V, T_a = 25^{\circ}C)$








3.5.5 I²C Interface Timing Characteristics:

Parameter	Symbol	Min	Тур.	Max	Unit	Condition
Clock Cycle Time	t _{cycle}	2.5	-	-	μs	-
Start Condition Hold Time	t _{HSTART}	0.6	-	-	μs	-
Data Hold Time (for "SDA _{OUT} " Pin)	t _{HD}	0	-	-	ns	-
Data Hold Time (for "SDA _{IN} " Pin)	t _{HD}	300			ns	
Data Setup Time	t _{SD}	100	-	-	ns	-
Start Condition Setup Time (Only relevant for a repeated Start condition)	tsstart	0.6	-		μs	_
Stop Condition Setup Time	tsstop	0.6	-	-	μs	-
Rise Time for Data and Clock Pin	t _R	-	-	300	ns	-
Fall Time for Data and Clock Pin	t _F	-	-	300	ns	-
Idle Time before a New Transmission can Start	tidle	1.3	-	-	μs	-

^{*(} V_{DD} - V_{SS} = 1.65V to 3.3V, T_a = 25°C)





4. Optical Specification OLED

4.1 Optical Characteristics

Characteristics	Symbol	Conditions	Min	Тур	Max	Unit	Note
Brightness (Vcc Supplied Externally)	L _{br}	-	100	120	-	cd/m ²	1
Brightness (V _{CC} Generated by Internal DC/DC)	L _{br}	-	70	90	-	cd/m²	2
0.5 ()	(x)		0.24	0.27	0.30		
C.I.E. (White)	(y)	C.I.E. 1931	0.27	0.30	0.33		-
Dark Room Contrast	CR	-	-	>10,000:1	-	-	-
Viewing Angle	-	-	-	Free	-	-	degree

^{*}Optical measurement taken at (1) V_{DD} = 2.8V, V_{CC} = 9V & 7.5V.

Note 1: Brightness (L_{br}) and Supply Voltage for Display (V_{CC}) are subject to the change of the panel characteristics and the customer's request.

Note 2: $V_{DD} = 2.8V$, $V_{CC} = 9.0V$, 30% Display Area Turn on.

^{*}Software configuration follows Section 5.5.1 Initialization



5. Functional Specification OLED

5.1 Commands

Refer to the Technical Manual for the SSD1306.

Power Down and Power Up Sequence

To protect OEL panel and extend the panel life time, the driver IC power up/down routine should include a delay period between high voltage and low voltage power sources during turn on/off. It gives the OEL panel enough time to complete the action of charge and discharge before/after the operation.




- 1. Power up V_{DD} / V_{DDB}
- 2. Send Display off command
- 3. Initialization



5.2.2 Power down Sequence

- 1. Send Display off command
- 2. Power down V_{CC} / V_{DDB}
- 3. Delay 100ms (When V_{CC} / V_{DDB} is reach 0 and panel is completely discharged)

4. Power down V_{DD}



 V_{DD} / V_{DDB} on Vcc on

Display on

Note:

- 1. Since an ESD protection circuit is connected between VDD and VCC inside the driver IC, VCC becomes lower than VDD whenever VDD is ON and VCC is OFF.
- 2. V_{CC} / V_{DDB} should be kept float (disable) when it is OFF.
- 3. Power Pins (V_{DD}, V_{CC}, V_{DDB}) can never be pulled to ground under any circumstance.
- 4. V_{DD} should not be power down before V_{CC} / V_{DDB} power down.



5.3 Reset Circuit


When RES# input is low, the chip is initialized with the following status:

- 1. Display is OFF
- 2. 128 x 64 Display Mode
- 3. Normal segment and display data column and row address mapping (SEG0 mapped to column address 00h and COM0 mapped to row address 00h)
- 4. Shift register data clear in serial interface
- 5. Display start line is set at display RAM address 0
- 6. Column address counter is set at 0
- 7. Normal scan direction of the COM outputs
- 8. Contrast control register is set at 7Fh
- 9. Normal display mode (Equivalent to A4h command)



5.4 Application Circuit


5.4.1 68XX-Series MPU Parallel Interface and VCC Supplied Externally






5.4.2 68XX-Series MPU Parallel Interface and VCC Generated by Internal

DC/DC Circuit






5.4.3 80XX-Series MPU Parallel Interface and VCC Supplied Externally






5.4.4 80XX-Series MPU Parallel Interface and VCC Generated by Internal

DC/DC Circuit






5.4.5 4-wire Serial Interface and VCC Supplied Externally






5.4.6 4-wire Serial Interface and VCC Generated by Internal DC/DC Circuit






5.4.7 3-wire Serial Interface and VCC Supplied Externally






5.4.8 3-wire Serial Interface and V_{CC} Generated by Internal DC/DC Circuit






5.4.9 I²C Interface and VCC Supplied Externally





5.4.10 I2C Interface and VCC Generated by Internal DC/DC Circuit





5.5 Actual Application Example OLED


Command usage and explanation of an actual example

5.5.1 V_{CC} Supplied Externally

<Power up Sequence> Set Display Offset Set Entire Display On/Off V_{DD}/V_{CC} off State 0xD3, 0x00 0xA4 Set Display Start Line Power up V_{DD} Set Normal/Inverse Display (RES# as Low State) 0x40 0xA6 Power Stabilized Set Charge Pump Clear Screen (Delay Recommended) 0x8D, 0x10 Set RES# as High Set Segment Re-Map Power up V_{cc} (3µs Delay Minimum) 0xA1 Initialized State Set COM Output Scan Direction Set Display On (Parameters as Default) 0xC8 0xAF Set Display Off Set COM Pins Hardware Configuration Power Stabilized 0xAE 0xDA, 0x12 (100ms Delay Recommended) Initial Settings Set Contrast Control Display Data Sent Configuration 0x81, 0xCF Set Display Clock Divide Ratio/Oscillator Frequency Set Pre-Charge Period 0xD5, 0x80 0xD9, 0x22 Set Multiplex Ratio Set VCOMH Deselect Level 0xA8, 0x3F 0xDB, 0x30


If the noise is accidentally occurred at the displaying window during the operation, please reset the display in order to recover the display function.








5.5.2 V_{CC} Generated by Internal DC/DC Circuit




If the noise is accidentally occurred at the displaying window during the operation, please reset the display in order to recover the display function.







6. Packaging



Item	Quantity
Module	1080 per Primary Box
Holding Trays (A)	20 per Primary Box
Total Trays (B)	21 per Primary Box (Including 1 Empty Tray)
Primary Box (C)	1~4 per Carton (4 as Major / Maximum)



7. Quality Assurance Specification

7.1 Conformity

The performance, function and reliability of the shipped products conform to the Product Specification.

7.2 Environment Required

Customer's test & measurement are required to be conducted under the following conditions:

Temperature: $23 \pm 5^{\circ}$ C

Humidity: $55\% \pm 15\% RH$

Fluorescent Lamp: 30W

Distance between the Panel & Lamp: ≥ 50cm

Distance between the Panel & Eyes of the Inspector: ≥ 30cm

Finger glove (or finger cover) must be worn by the inspector.

Inspection table or jig must be anti-electrostatic.

7.3 Delivery Assurance

7.3.1 Delivery Inspection Standards

Level II, Normal Inspection, Single Sampling, MIL-STD-105E

7.3.2 Criteria & Acceptable Quality Level

Partition	AQL	Definition
Major	0.65	Defects in Pattern Check (Display On)
Minor	1.0	Defects in Cosmetic Check (Display Off)



7.3.2.1 Cosmetic Check (Display Off) in Non-Active Area

Check Item	Classification	Criteria
Panel General Chipping	Minor	X > 6 mm (Along with Edge) Y > 1 mm (Perpendicular to edge)
Panel Crack	Minor	Any crack is not allowable
Copper Exposed (Even Pin or Film)	Minor	Not Allowable by Naked Eye Inspection
Film or Trace Damage	Minor	O'



Check Item	Classification	Criteria
Terminal Lead Prober Mark	Acceptable	
Glue or Contamination on Pin (Couldn't Be Removed by Alcohol)	Minor	
Ink Marking on Back Side of panel (Exclude on Film)	Acceptable	Ignore for Any




7.3.2.2 Cosmetic Check (Display Off) in Active Area

It is recommended to execute in clear room environment (class 10k) if actual in necessary.

Check Item	Classification	Cr	iteria	
Any Dirt & Scratch on Polarizer's Protective Film	Acceptable	Ignore for not <i>i</i>	Affect the Polarizer	
Scratches, Fiber, Line-Shape Defect (On Polarizer)	Minor	$W \le 0.1$ W > 0.1, $L \le 2$ L > 2	lgnore n ≤ 1 n = 0	
Dirt, Black Spot, Foreign Material (On Polarizer)	Minor	$\Phi \le 0.1$ $0.1 < \Phi \le 0.25$ $0.25 < \Phi$	lgnore n ≤ 1 n = 0	
Dent, Bubbles, White spot (Any Transparent Spot on Polarizer)	Minor	Φ ≤ 0.5 0.5 < Φ	→ Ignore if no Influence on Display n = 0	
Fingerprint, Flow Mark (On Polarizer)	Minor	Not Allowable		

Note 1: Protective film should not be tear off when cosmetic check.

Note 2: Definition of W & L & Φ (Unit: mm): Φ = (a + b) / 2





7.3.2.3 Pattern Check (Display On) in Active Area

Check Item	Classification	Criteria
No Display	Major	
Missing Line	Major	
Pixel Short	Major	
Darker Pixel	Major	
Wrong Display	Major	
Un-uniform	Major	



7.4 Dealing with Customer Complaints

7.4.1 Non-conforming Analysis

Purchaser should supply Densitron with detailed data of non-conforming sample.

After accepting it, Densitron should complete the analysis in two weeks from receiving the sample.

If the analysis cannot be completed on time, Densitron must inform the purchaser.

7.4.2 Handling of Non-conforming Displays

If any non-conforming displays are found during customer acceptance inspection which Densitron is clearly responsible for, return them to Densitron.

Both Densitron and customer should analyse the reason and discuss the handling of non-conforming displays when the reason is not clear.

Equally, both sides should discuss and come to agreement for issues pertaining to modification of Densitron quality assurance standard.



8. Reliability Specification

8.1 Reliability Tests

Test Item	Test Condition	Inspection After Test
High Temperature Operating	70°C, 240 hrs	
Low Temperature Operating	-40°C, 240 hrs	
High Temperature Storage	85°C, 240 hrs	
Low Temperature Storage	-40°C, 240 hrs	The constitute of four times and
High Temperature & High Operating	+60°C, 90% RH, 120 hours.	The operational functions work.
Thermal Shock (Non-operation)	-40 °C \leftrightarrow 85°C, 24 Cycles, 60 min dwell.	

Note 1: The samples used for the above tests do not include polarizer.

Note 2: No moisture condensation is observed during tests.

8.1.1 Failure Check Standard


After the completion of the described reliability test, the samples were left at room temperature for 2 hrs prior to conducting the failure teat at 23 ± 5 °C; $55\pm15\%$ RH.



9. Handling Precautions

9.1 Handling Precautions

- Since the display panel is being made of glass, do not apply mechanical impacts such us dropping from a high position.
- 2) If the display panel is broken by some accident and the internal organic substance leaks out, be careful not to inhale nor lick the organic substance.
- 3) If pressure is applied to the display surface or its neighborhood of the OEL display module, the cell structure may be damaged and be careful not to apply pressure to these sections.
- 4) The polarizer covering the surface of the OEL display module is soft and easily scratched. Please be careful when handling the OEL display module.
- 5) When the surface of the polarizer of the OEL display module has soil, clean the surface. It takes advantage of by using following adhesion tape.
 - a. Scotch Mending Tape No. 810 or an equivalent
 - b. Never try to breathe upon the soiled surface nor wipe the surface using cloth containing solvent such as ethyl alcohol, since the surface of the polarizer will become cloudy.
 - c. Also, pay attention that the following liquid and solvent may spoil the polarizer:
 - Water
 - Ketone
 - Aromatic Solvents
- 6) Hold OEL display module very carefully when placing OEL display module into the system housing. Do not apply excessive stress or pressure to OEL display module. And, do not over bend the film with electrode pattern layouts. These stresses will influence the display performance. Also, secure sufficient



rigidity for the outer cases.

- 7) Do not apply stress to the LSI chips and the surrounding molded sections.
- 8) Do not disassemble nor modify the OEL display module.
- 9) Do not apply input signals while the logic power is off.
- 10) Pay sufficient attention to the working environments when handing OEL display modules to prevent occurrence of element breakage accidents by static electricity.



- Be sure to make human body grounding when handling OEL display modules.
- Be sure to ground tools to use or assembly such as soldering irons.
- To suppress generation of static electricity, avoid carrying out assembly work under dry environments.
- Protective film is being applied to the surface of the display panel of the OEL display module. Be careful since static electricity may be generated when exfoliating the protective film.
- 11) Protection film is being applied to the surface of the display panel and removes the protection film before assembling it. At this time, if the OEL display module has been stored for a long period of time, residue adhesive material of the protection film may remain on the surface of the display panel after removed of the film. In such case, remove the residue material by the method introduced in the above Section 5).
- 12) If electric current is applied when the OEL display module is being dewed or when it is placed under high humidity environments, the electrodes may be corroded and be careful to avoid the above.

9.2 Storage Precautions

- When storing OEL display modules, put them in static electricity preventive bags avoiding exposure to direct sun light nor to lights of fluorescent lamps, etc. and, also, avoiding high temperature and high humidity environments or low temperature (less than 0°C) environments. (We recommend you to store these modules in the packaged state when they were shipped from Densitron Technologies Plc.) At that time, be careful not to let water drops adhere to the packages or bags nor let dewing occur with them.
- 2) If electric current is applied when water drops are adhering to the surface of the OEL display module, when the OEL display module is being dewed or when it is placed under high humidity environments, the electrodes may be corroded and be careful about the above.

9.3 Designing Precautions

- 1) The absolute maximum ratings are the ratings which cannot be exceeded for OEL display module, and if these values are exceeded, panel damage may be happen.
- 2) To prevent occurrence of malfunctioning by noise, pay attention to satisfy the VIL and VIH specifications and, at the same time, to make the signal line cable as short as possible.
- 3) We recommend you to install excess current preventive unit (fuses, etc.) to the power circuit (VDD). (Recommend value: 0.5A)
- 4) Pay sufficient attention to avoid occurrence of mutual noise interference with the neighboring devices.
- 5) As for EMI, take necessary measures on the equipment side basically.
- 6) When fastening the OEL display module, fasten the external plastic housing section.



- 7) If power supply to the OEL display module is forcibly shut down by such errors as taking out the main battery while the OEL display panel is in operation, we cannot guarantee the quality of this OEL display module.
- 8) The electric potential to be connected to the rear face of the IC chip should be as follows: US2066

9.4 Operation Precautions

- When an OEL display module is operated for a long of time with fixed pattern may remain as an after image or slight contrast deviation may occur. Nonetheless, if the operation is interrupted and left unused for a while, normal state can be restored. Also, there will be no problem in the reliability of the module.
- 2) To protect OEL display modules from performance drops by static electricity rapture, etc., do not touch the following sections whenever possible while handling the OEL display modules.
 - a. Pins and electrodes
 - b. Pattern layouts such as the FPC
- 3) With this OEL display module, the OEL driver is being exposed. Generally speaking, semiconductor elements change their characteristics when light is radiated according to the principle of the solar battery. Consequently, if this OEL driver is exposed to light, malfunctioning may occur.
 - a. Design the product and installation method so that the OEL driver may be shielded from light in actual usage.
 - b. Design the product and installation method so that the OEL driver may be shielded from light during the inspection processes.
- 4) Although this OEL display module stores the operation state data by the commands and the indication data, when excessive external noise, etc. enters into the module, the internal status may be changed. It therefore is necessary to take appropriate measures to suppress noise generation or to protect from influences of noise on the system design.
- 5) We recommend you to construct its software to make periodical refreshment of the operation statuses (re-setting of the commands and re-transference of the display data) to cope with catastrophic noise.

9.5 Other Precautions

 Request the qualified companies to handle industrial wastes when disposing of the OEL display modules. Or, when burning them, be sure to observe the environmental and hygienic laws and regulations.

^{*}Connection (contact) to any other potential than the above may lead to rupture of the IC.