

STD15N50M2AG

Automotive-grade N-channel 500 V, 0.336 Ω typ., 10 A MDmesh[™] M2 Power MOSFET in a DPAK package

Datasheet - production data





Figure 1: Internal schematic diagram



Features

| Order code | V _{DS} | R _{DS(on)} max. | ID | Ртот | |
|--------------|-----------------|-----------------------------|------|------|--|
| STD15N50M2AG | 500 V | 0.380 Ω | 10 A | 85 W | |

- Designed for automotive applications and AEC-Q101 qualified
- Extremely low gate charge
- Excellent output capacitance (Coss) profile
- 100% avalanche tested
- Zener-protected

Applications

Switching applications

Description

This device is an N-channel Power MOSFET developed using MDmesh[™] M2 technology. Thanks to its strip layout and an improved vertical structure, the device exhibits low on-resistance and optimized switching characteristics, rendering it suitable for the most demanding high efficiency converters.

Table 1: Device summary

| Order code | Marking | Package | Packing |
|--------------|---------|---------|---------------|
| STD15N50M2AG | 15N50M2 | DPAK | Tape and reel |

This is information on a product in full production.

Contents

Contents

| 1 | Electric | al ratings | 3 |
|---|----------|---|----|
| 2 | Electric | al characteristics | 4 |
| | 2.1 | Electrical characteristics (curves) | 6 |
| 3 | Test cir | cuits | 8 |
| 4 | Packag | e information | 9 |
| | 4.1 | DPAK (TO-252) type A2 package information | 10 |
| | 4.2 | DPAK (TO-252) packing information | 13 |
| 5 | Revisio | n history | 15 |



1 Electrical ratings

Table 2: Absolute maximum ratings

| Symbol | Parameter | Value | Unit |
|----------------------|--|------------|-------|
| Vgs | Gate-source voltage | ±30 | V |
| | Drain current (continuous) at T _{case} = 25 °C | 10 | А |
| lo | Drain current (continuous) at T _{case} = 100 °C | 7 | A |
| IDM ⁽¹⁾ | Drain current (pulsed) | 40 | А |
| Ртот | Total dissipation at T _{case} = 25 °C | 85 | W |
| dv/dt ⁽²⁾ | Peak diode recovery voltage slope | 10 | V/ns |
| dv/dt ⁽³⁾ | MOSFET dv/dt ruggedness | 25 | V/IIS |
| T _{stg} | Storage temperature range | -55 to 150 | °C |
| Tj | Operating junction temperature range | -55 10 150 | C |

Notes:

 $^{\left(1\right) }$ Pulse width is limited by safe operating area.

 $^{(2)}$ I_{SD} \leq 10 A, di/dt=800 A/µs; V_{DS} peak < V(_BR)DSS, V_DD = 80% V(_BR)DSS

⁽³⁾ $V_{DS} \le 400 \text{ V}.$

Table 3: Thermal data

| Symbol | Parameter | Value | Unit |
|-------------------------|---------------------------------------|-------|-------|
| R _{thj} -case | Thermal resistance junction-case max. | 1.47 | °C M/ |
| Rthj-pcb ⁽¹⁾ | Thermal resistance junction-pcb max. | 50 | °C/W |

Notes:

⁽¹⁾When mounted on a 1 inch² FR-4, 2 Oz copper board

Table 4: Avalanche characteristics

| Symbol | Parameter | Value | Unit |
|--------------------------------|---|-------|------|
| I _{AR} ⁽¹⁾ | Avalanche current, repetitive or not repetitive | 3.5 | А |
| E _{AS} ⁽²⁾ | Single pulse avalanche energy | 200 | mJ |

Notes:

 $^{(1)}$ pulse width limited by T_{jmax}

 $^{(2)}$ starting T_{j} = 25 °C, I_{D} = $I_{AR},\,V_{DD}$ = 50 V.



2 Electrical characteristics

(T_{case} = 25 °C unless otherwise specified)

| Symbol | Parameter | Test conditions | Min. | Тур. | Max. | Unit |
|----------------------|--|---|------|-------|-------|------|
| V _{(BR)DSS} | Drain-source breakdown voltage | $V_{GS} = 0 V$, $I_D = 1 mA$ | 500 | | | V |
| | I _{DSS} Zero gate voltage drain current | V_{GS} = 0 V, V_{DS} = 500 V | | | 1 | |
| IDSS | | V _{GS} = 0 V, V _{DS} = 500 V, T _{case} = 125 °C | | | 100 | μA |
| Igss | Gate-body leakage current | $V_{DS} = 0 V$, $V_{GS} = \pm 25 V$ | | | ±5 | μA |
| V _{GS(th)} | Gate threshold voltage | V_{DS} = V_{GS} , I_D = 250 μ A | 2 | 3 | 4 | V |
| R _{DS(on)} | Static drain-source on- resistance | V _{GS} = 10 V, I _D = 5 A | | 0.336 | 0.380 | Ω |

| Symbol | Parameter | Test conditions | Min. | Тур. | Max. | Unit |
|-------------------------|---------------------------------|---|------|------|------|------|
| Ciss | Input capacitance | | - | 530 | - | |
| Coss | Output capacitance | V _{DS} = 100 V, f = 1 MHz, | - | 33 | - | pF |
| Crss | Reverse transfer capacitance | V _{GS} = 0 V | - | 0.8 | - | μ. |
| Coss eq. ⁽¹⁾ | Equivalent output capacitance | $V_{\text{DS}} = 0$ to 400 V, $V_{\text{GS}} = 0$ V | - | 125 | - | рF |
| Rg | Intrinsic gate resistance | f = 1 MHz, I _D = 0 A | - | 6.9 | - | Ω |
| Qg | Total gate charge | $V_{DD} = 400 V, I_D = 9 A,$ | - | 13 | - | |
| Q_{gs} | Gate-source charge | V _{GS} = 10 V (see Figure 15: "Test circuit for gate charge | - | 2.8 | - | nC |
| Q_{gd} | Gate-drain charge | behavior") | - | 5.1 | - | |

Table 6: Dynamic

Notes:

 $^{(1)}$ Coss $_{\text{eq.}}$ is defined as a constant equivalent capacitance giving the same charging time as Coss when VDs increases from 0 to 80% VDss.

Table 7: Switching times

| Symbol | Parameter | Test conditions | Min. | Тур. | Max. | Unit |
|---------------------|---------------------|---|------|------|------|------|
| t _{d(on)} | Turn-on delay time | V _{DD} = 250 V, I _D = 4.5 A | - | 10 | - | |
| tr | Rise time | $R_G = 4.7 \Omega$, $V_{GS} = 10 V$ (see Figure 14: "Test circuit for | - | 3.2 | - | |
| t _{d(off)} | Turn-off delay time | resistive load switching times" | - | 84 | - | ns |
| tŕ | Fall time | and Figure 19: "Switching time waveform") | - | 8.8 | - | |



| Symbol | Parameter | Test conditions | Min. | Тур. | Max. | Unit |
|--------------------------------|-------------------------------|---|------|------|------|------|
| I _{SD} | Source-drain current | | - | | 10 | А |
| Isdm ⁽¹⁾ | Source-drain current (pulsed) | | - | | 40 | А |
| V _{SD} ⁽²⁾ | Forward on voltage | V _{GS} = 0 V, I _{SD} = 10 A | - | | 1.6 | V |
| trr | Reverse recovery time | I _{SD} = 9 A, di/dt = 100 A/µs, | - | 230 | | ns |
| Qrr | Reverse recovery charge | V _{DD} = 100 V (see Figure 16: "Test circuit for inductive load | - | 2 | | μC |
| Irrm | Reverse recovery current | " I est circuit for inductive load switching and diode recovery times") | - | 17.4 | | А |
| trr | Reverse recovery time | I _{SD} = 9 A, di/dt = 100 A/µs, | - | 310 | | ns |
| Qrr | Reverse recovery charge | $V_{DD} = 100 V, T_j = 150 °C$ (see Figure 16: "Test circuit for | - | 2.7 | | μC |
| Irrm | Reverse recovery current | inductive load switching and diode recovery times") | - | 17.5 | | A |

Notes:

 $^{\left(1\right) }$ Pulse width is limited by safe operating area.


 $^{(2)}$ Pulse test: pulse duration = 300 $\mu s,$ duty cycle 1.5%.


Table 9: Gate-source Zener diode


| Symbol | Parameter | Test conditions | Min. | Тур. | Max. | Unit |
|----------------------|-------------------------------|---|------|------|------|------|
| V _{(BR)GSO} | Gate-source breakdown voltage | $I_{GS} = \pm 250 \ \mu A, \ I_D = 0 \ A$ | ±30 | - | - | V |

The built-in back-to-back Zener diodes are specifically designed to enhance the ESD performance of the device. The Zener voltage facilitates efficient and cost-effective device integrity protection, thus eliminating the need for additional external componentry.














Electrical characteristics










57

3 Test circuits










4 Package information


In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK[®] is an ST trademark.



Package information










STD15N50M2AG

| M2AG | | | Package information | | |
|---|------|------|---------------------|--|--|
| Table 10: DPAK (TO-252) type A2 mechanical data | | | | | |
| Dim. | mm | | | | |
| | Min. | Тур. | Max. | | |
| А | 2.20 | | 2.40 | | |
| A1 | 0.90 | | 1.10 | | |
| A2 | 0.03 | | 0.23 | | |
| b | 0.64 | | 0.90 | | |
| b4 | 5.20 | | 5.40 | | |
| С | 0.45 | | 0.60 | | |
| c2 | 0.48 | | 0.60 | | |
| D | 6.00 | | 6.20 | | |
| D1 | 4.95 | 5.10 | 5.25 | | |
| E | 6.40 | | 6.60 | | |
| E1 | 5.10 | 5.20 | 5.30 | | |
| е | 2.16 | 2.28 | 2.40 | | |
| e1 | 4.40 | | 4.60 | | |
| Н | 9.35 | | 10.10 | | |
| L | 1.00 | | 1.50 | | |
| L1 | 2.60 | 2.80 | 3.00 | | |
| L2 | 0.65 | 0.80 | 0.95 | | |
| L4 | 0.60 | | 1.00 | | |
| R | | 0.20 | | | |
| V2 | 0° | | 8° | | |



Package information

STD15N50M2AG





4.2 DPAK (TO-252) packing information







Figure 23: DPAK (TO-252) reel outline



| Table 11: DPAK (TO-252) tape and reel mechanical data | | | | | | |
|---|------|------|-----------|--------|------|--|
| Таре | | | Reel | | | |
| Dim. | mm | | Dim | r | mm | |
| | Min. | Max. | Dim. | Min. | Max. | |
| A0 | 6.8 | 7 | А | | 330 | |
| B0 | 10.4 | 10.6 | В | 1.5 | | |
| B1 | | 12.1 | С | 12.8 | 13.2 | |
| D | 1.5 | 1.6 | D | 20.2 | | |
| D1 | 1.5 | | G | 16.4 | 18.4 | |
| E | 1.65 | 1.85 | N | 50 | | |
| F | 7.4 | 7.6 | Т | | 22.4 | |
| K0 | 2.55 | 2.75 | | | | |
| P0 | 3.9 | 4.1 | Bas | e qty. | 2500 | |
| P1 | 7.9 | 8.1 | Bulk qty. | | 2500 | |
| P2 | 1.9 | 2.1 | | | | |
| R | 40 | | | | | |
| Т | 0.25 | 0.35 | | | | |
| W | 15.7 | 16.3 | | | | |

| Table 11: DPAK (TO-25 | 2) tape and reel | mechanical data |
|-----------------------|------------------|-----------------|
|-----------------------|------------------|-----------------|



5 Revision history

Table 12: Document revision history

| Date | Revision | Changes |
|-------------|----------|---|
| 13-Apr-2015 | 1 | First release. |
| 07-May-2016 | 2 | Minor text edits Document status promoted to production data Updated Section 1: "Electrical ratings" Updated Section 2: "Electrical characteristics" Updated Section 2.1: "Electrical characteristics (curves)" Updated Section 4.1: "DPAK (TO-252) type A2 package information" |



IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2016 STMicroelectronics - All rights reserved



Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

STMicroelectronics: STD15N50M2AG