Document Number: MPXHZ6130A

Rev. 1.2, 06/2015



MPXHZ6130A, 15 to 130 kPa, Absolute, Integrated Pressure Sensor

The MPXHZ6130A series sensor integrates on-chip, bipolar op amp circuitry and thin film resistor networks to provide a high output signal and temperature compensation. The sensor's packaging has been designed to provide resistance to high humidity conditions as well as common automotive media. The small form factor and high reliability of on-chip integration make this pressure sensor a logical choice for the system designer.

The MPXHZ6130A series piezoresistive transducer is a state-of-the-art, monolithic, signal conditioned, silicon pressure sensor. This sensor combines advanced micromachining techniques, thin film metallization, and bipolar semiconductor processing to provide an accurate, high level analog output signal that is proportional to applied pressure.


Features


- 1.5% maximum error over 0 °C to 85 °C
- Resistant to high humidity and common automotive media
- Improved accuracy at high temperature
- Ideally suited for microprocessor or microcontroller-based systems
- Temperature compensated from -40 °C to +125 °C
- Durable thermoplastic (PPS) surface mount package

Typical applications

- · Aviation altimeters
- Industrial controls
- Engine control/manifold absolute pressure (MAP)
- · Weather stations and weather reporting devices

MPXHZ6130A





Ordering information									
Dart number			# of Ports		Pressure type			Device	
Part number	Shipping	Package	None	Single	Dual	Gauge	Differential	Absolute	marking
Small Outline Packag	Small Outline Package (MPXHZ6130A series)								
MPXHZ6130A6U	Rail	98ARH99066A	•					•	MPXHZ6130A
MPXHZ6130AC6U	Rail	98ARH99089A		•				•	MPXHZ6130A

Freescale reserves the right to change the detail specifications as may be required to permit improvements in the design of its products.

© 2006-2010, 2012, 2015 Freescale Semiconductor, Inc. All rights reserved.





Contents

1	General Description	. 3
	1.1 Block diagram	. 3
	1.2 Pinout	
2	Mechanical and Electrical Specifications	
	2.1 Maximum ratings	
	2.2 Operating characteristics	
	On-chip Temperature Compensation and Calibration	
	Package Information	
	4.1 Minimum recommended footprint for super small packages	. 7
	4.2 Package dimensions	. 8
	Revision History	13

Related Documentation

The MPXHZ6130A device features and operations are described in a variety of reference manuals, user guides, and application notes. To find the most-current versions of these documents:

1. Go to the Freescale homepage at:

http://www.freescale.com/

- 2. In the Keyword search box at the top of the page, enter the device number MPXHZ6130A.
- 3. In the Refine Your Result pane on the left, click on the Documentation link.



1 General Description

1.1 Block diagram

Figure 1 shows a block diagram of the internal circuitry integrated on a pressure sensor chip.




Figure 1. Fully integrated pressure sensor schematic

1.2 Pinout




Figure 2. Device pinout (top view)

Table 1. Pin functions

Pin	Name	Function
1	DNC	Do not connect to external circuitry or ground. Pin 1 is denoted by chamfered corner.
2	V _S	Voltage supply
3	GND	Ground
4	V _{OUT}	Output voltage
5	DNC	Do not connect to external circuitry or ground.
6	DNC	Do not connect to external circuitry or ground.
7	DNC	Do not connect to external circuitry or ground.
8	DNC	Do not connect to external circuitry or ground.



2 Mechanical and Electrical Specifications

2.1 Maximum ratings

Table 2. Maximum ratings⁽¹⁾

Rating	Symbol	Value	Units
Maximum pressure (P1 > P2)	P _{max}	400	kPa
Storage temperature	T _{stg}	-40 to +125	°C
Operating temperature	T _A	-40 to +125	°C
Output source current @ full-scale output ⁽²⁾	l _o +	0.5	mAdc
Output sink current @ minimum pressure offset ⁽²⁾	I _o -	-0.5	mAdc

^{1.} Exposure beyond the specified limits may cause permanent damage or degradation to the device.

2.2 Operating characteristics

Table 3. Operating characteristics ($V_S = 5.0 \text{ Vdc}$, $T_A = 25 ^{\circ}\text{C}$ unless otherwise noted, P1 > P2).

Characteristic	Symbol	Min	Тур	Max	Unit
Pressure range	P _{OP}	15	_	130	kPa
Supply voltage ⁽¹⁾	V _S	4.75	5.0	5.25	Vdc
Supply current	I _o	_	6.0	10	mAdc
Minimum pressure offset ⁽²⁾ @ V _S = 5.0 Volts (0 °C to 85 °C)	V _{off}	0.132	0.200	0.268	Vdc
Full-scale output ⁽³⁾ @ V _S = 5.0 Volts (0 °C to 85 °C)	V _{FSO}	4.632	4.700	4.768	Vdc
Full-scale span ⁽⁴⁾ @ V _S = 5.0 Volts (0 °C to 85 °C)	V _{FSS}	4.365	4.500	4.635	Vdc
Accuracy ⁽⁵⁾ @ V _S = 5.0 Volts (0 °C to 85 °C)	_	_	_	±1.5	%V _{FSS}
Sensitivity	V/P	_	39.2	_	mV/kPa
Response time ⁽⁶⁾	t _R	_	1.0	_	ms
Warm-up time ⁽⁷⁾	_	_	20	_	ms
Offset stability ⁽⁸⁾	_	_	±0.25	_	%V _{FSS}

^{1.}Device is ratiometric within this specified excitation range.

Linearity: Output deviation from a straight line relationship with pressure over the specified pressure range.

Temperature Hysteresis: Output deviation at any temperature within the operating temperature range, after the temperature is cycled to

and from the minimum or maximum operating temperature points, with zero differential pressure applied.

Pressure Hysteresis: Output deviation at any pressure within the specified range, when this pressure is cycled to and from minimum

or maximum rated pressure at 25 °C.

TcSpan: Output deviation over the temperature range of 0 °C to 85 °C, relative to 25 °C.

TcOffset: Output deviation with minimum pressure applied, over the temperature range of 0 °C to 85 °C, relative to 25 °C.

- 7. Warm-up time is defined as the time required for the product to meet the specified output voltage after the pressure has been stabilized.
- 8.Offset Stability is the product's output deviation when subjected to 1000 cycles of Pulsed Pressure, Temperature Cycling with Bias Test.

^{2.} Maximum output current is controlled by effective impedance from V_{OUT} to Gnd or V_{OUT} to V_S in the application circuit.

^{2.}Offset (Voff) is defined as the output voltage at the minimum rated pressure.

^{3.}Full-scale output (V_{FSO}) is defined as the output voltage at the maximum or full rated pressure.

^{4.} Full-scale span (V_{FSS}) is defined as the algebraic difference between the output voltage at full-rated pressure and the output voltage at the minimum rated pressure.

^{5.}Accuracy is the deviation in actual output from nominal output over the entire pressure range and temperature range as a percent of span at 25°C due to all sources of error including the following:

^{6.}Response Time is defined as the time for the incremental change in the output to go from 10% to 90% of its final value when subjected to at specified step change in pressure.



3 On-chip Temperature Compensation and Calibration

Figure 5 shows the sensor output signal relative to pressure input. Typical minimum and maximum output curves are shown for operation over 0 to 85°C temperature range. The output will saturate outside of the rated pressure range.

A gel die coat isolates the die surface and wire bonds from the environment, while allowing the pressure signal to be transmitted to the sensor diaphragm. The gel die coat and durable polymer package provide a media resistant barrier that allows the sensor to operate reliably in high humidity conditions as well as environments containing common automotive media. Contact the factory for more information regarding media compatibility in your specific application.




Figure 3. Cross-sectional diagram SSOP (not to scale)




Figure 4. Recommended power supply decoupling and output filtering





Figure 5. Output vs. absolute pressure



Nominal Transfer Value: $V_{OUT} = V_S \times (0.007826 \times P \text{ (kPa)} - 0.07739) \pm (Pressure Error \times Temp. factor \times 0.007826 \times V_S)$

 $V_S = 5.0 \pm 0.25 \text{ Vdc}$

Figure 6. Transfer function



NOTE: The temperature multiplier is a linear response from 0 °C to -40 °C and from 85 °C to 125 °C

Figure 7. Temperature error band




Figure 8. Pressure error band



4 Package Information

4.1 Minimum recommended footprint for super small packages

Surface mount board layout is a critical portion of the total design. The footprint for the semiconductor package must be the correct size to ensure proper solder connection interface between the board and the package. With the correct pad geometry, the packages will self-align when subjected to a solder reflow process. It is always recommended to fabricate boards with a solder mask layer to avoid bridging and/or shorting between solder pads, especially on tight tolerances and/or tight layouts.






Figure 9. SSOP footprint



4.2 Package dimensions

This drawing is located at http://cache.freescale.com/files/shared/doc/package_info/98ARH99066A.pdf.






	CALE SEMICONDUCTOR, INC. LL RIGHTS RESERVED.	MECHANICAL OU	TLINE	PRINT VERSION NO	T TO SCALE
TITLE:	8 FAD		DOCUME	NT NO: 98ARH99066A	REV: H
	SSAP		CASE NU	JMBER: 1317-04	13 APR 2012
	5501		STANDAF	RD: NON-JEDEC	

Case 98ARH99066A, 8-lead super small outline package





	CALE SEMICONDUCTOR, INC.	MECHANICAL OU	TLINE	PRINT VERSION NO	T TO SCALE
TITLE:	8 IFAD		DOCUME	NT NO: 98ARH99066A	REV: H
	SCUD		CASE NU	JMBER: 1317-04	13 APR 2012
	33UF		STANDAF	RD: NON-JEDEC	

Case 98ARH99066A, 8-lead super small outline package



NOTES:

- 1. ALL DIMENSIONS IN INCHES.
- 2. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.




4. ALL VERTICAL SURFACES TO BE 5' MAXIMUM.



© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICAL OUTLINE	PRINT VERSION NO	T TO SCALE
TITLE: 8 FAD	DOCUME	NT NO: 98ARH99066A	REV: H
O LLAD	CASE NU	JMBER: 1317-04	13 APR 2012
35UP	STANDAF	RD: NON-JEDEC	

Case 98ARH99066A, 8-lead super small outline package





© FREESCALE SEMICONDUCTOR, INC ALL RIGHTS RESERVED.	MECHANICAL OU	TLINE	PRINT VERSION NOT TO SCALE
TITLE:		DOCUMEN	NT NO: 98ARH99089A REV: G
8 LD, PORT	ED SSOP	STANDAF	RD: NON-JEDEC
			09 NOV 2012

Case 98ARH99089A, 8-lead ported super small outline package



NOTES:

- 1. ALL DIMENSIONS IN INCHES.
- 2. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.
- DIMENSIONS DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS.

 MOLD FLASH OR PROTRUSION SHALL NOT EXCEED .006 INCHES PER SIDE.
- 4. ALL VERTICAL SURFACES TO BE 5' MAXIMUM.
- DIMENSION DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE .008 INCHES MAXIMUM.

© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICAL OU	TLINE	PRINT VERSION NO	OT TO SCALE
TITLE:		DOCUMEN	NT NO: 98ARH99089A	REV: G
8 LD, PORTED	SSOP	STANDAF	RD: NON-JEDEC	
				09 NOV 2012

Case 98ARH99089A, 8-lead ported super small outline package



5 Revision History

Table 4. Revision history

	Revision number	Revision date	Description
Ī	1.1	05/2012	Updated package drawing 98ARH99066A was Rev. F, updated to Rev. H.
-	1.2	06/2015	Updated format.Updated package drawing 98ARH99089A was Rev D, updated to Rev G.



How to Reach Us:

Home Page: freescale.com

Web Support:

freescale.com/support

Information in this document is provided solely to enable system and software implementers to use Freescale products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document.

Freescale reserves the right to make changes without further notice to any products herein. Freescale makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. Freescale does not convey any license under its patent rights nor the rights of others. Freescale sells products pursuant to standard terms and conditions of sale, which can be found at the following address: freescale.com/salestermsandconditions.

Freescale and the Freescale logo are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off. All other product or service names are the property of their respective owners.

© 2006-2010, 2012, 2015 Freescale Semiconductor, Inc.

Document Number: MPXHZ6130A

Rev. 1.2 06/2015

