

# 6EDL04x06xT and 6EDL04N02PR family

200 V and 600 V three-phase gate driver with Over Current Protection (OCP), Enable (EN), Fault and Integrated Bootstrap Diode (BSD)

#### **Features**

- Infineon thin-film-SOI-technology •
- Maximum blocking voltage +600 V •
- Output source/sink current +0.165 A/-0.375 A •
- Integrated ultra-fast, low R<sub>DS(ON)</sub> Bootstrap Diode •
- Insensitivity of the bridge output to negative • transient voltages up to -50 V given by SOItechnology
- Separate control circuits for all six drivers •
- Detection of over current and under voltage supply
- Externally programmable delay for fault clear after • over current detection
- 'Shut down' of all switches during error conditions • CMOS and LSTTL compatible input (negative logic)
- Signal interlocking of every phase to prevent cross-. conduction

#### **Potential applications**

- Home appliance, refrigeration compressors, air-conditioning •
- Fans, pumps •
- Motor drives, general purpose inverters •
- Power tools, light electric vehicles •

#### **Product validation**

Qualified for industrial applications according to the relevant tests of JEDEC47/20/22.

#### Description

The device 6ED family – 2nd generation is a full bridge driver to control power devices like MOS-transistors or IGBTs in 3-phase systems with a maximum blocking voltage of +600 V. Based on the used SOI-technology there is an excellent ruggedness on transient voltages. No parasitic thyristor structures are present in the device. Hence, no parasitic latch-up may occur at all temperatures and voltage conditions.

The six independent drivers are controlled at the low-side using CMOS resp. LSTTL compatible signals, down to 3.3 V logic. The device includes an under-voltage detection unit with hysteresis characteristic and an overcurrent detection. The over-current level is adjusted by choosing the resistor value and the threshold level at pin ITRIP. Both error conditions (under-voltage and over-current) lead to a definite shut down off all six switches. An error signal is provided at the FAULT open drain output pin. The blocking time after over-current can be adjusted with an RC-network at pin RCIN. The input RCIN owns an internal current source of 2.8 μA. Therefore, the resistor RRCIN is optional. The typical output current can be given with 165 mA for pull-up and 375 mA for pull down. Because of system safety reasons a 310 ns interlocking time has been realised. The function of input EN can optionally be extended with over-temperature detection, using an external NTCresistor (see Figure 1). The monolithic integrated bootstrap diode structures between pins VCC and VBx can be used for power supply of the high side.

TSSOP-28

**DSO-28** 

 $I_{0+/-}$  (typ.)

Package


**Product summary** 

V<sub>OFFSET</sub> (6EDL04x06xT)

V<sub>OFFSET</sub> (6EDL04N02PR)

 $t_{\rm on}/t_{\rm off}$  (6EDL04Ixxxx)

 $t_{\rm on}/t_{\rm off}$  (6EDL04Nxxxx)



= 620 V max.

= 200 V max.

= +0.165 A / -0.375 A


= 530ns / 490 ns

= 530ns / 530 ns

# Table of contents

Featu	ıres	1
Produ	uct summary	1
Packa	age	1
Poter	ntial applications	1
Produ	uct validation	1
Descr	iption	1
	ring information	
	of contents	
1	Block diagram	3
2	Lead definitions	
3	Functional description	5
3.1	Low Side and High Side Control Pins (Pin 2, 3, 4, 5, 6, 7)	
3.2	EN (Gate Driver Enable, Pin 10)	
3.3	/FAULT (Fault Feedback, Pin 8)	
3.4	ITRIP and RCIN (Over-Current Detection Function, Pin 9, 11)	.7

#### **Ordering information**



Typical application diagram Figure 1

#### **Ordering information**

Table 1 Members of 6EDL04 family	$\prime - 2^{nd}$ generation
----------------------------------	------------------------------

• • •									
Sales Name	High side control input HIN1,2,3 and LIN1,2,3		Typ. UVLO- Thresholds		Package	Evaluation board			
6EDL04106NT	negative logic	IGBT	11.7 V/9.8 V	Yes	DSO-28				
<u>6EDL04I06PT</u>	positive logic	IGBT	11.7 V / 9.8 V	Yes	DSO-28	EVAL-6EDL04I06PT			
<u>6EDL04N06PT</u>	positive logic	MOSFET	9V/8.1V	Yes	DSO-28				
6EDL04N02PR	positive logic	MOSFET	9V/8.1V	Yes	TSSOP-28	EVAL-6EDL04N02PR			




# 6EDL04 family 200 V & 600 V three-phase driver with OCP, Enable, Fault and Bootstrap Diode



#### **Table of contents**


Revi	sion history	20
8	Related products	20
7	Qualification information	20
6.3	PG-TSSOP-28 (according to PCN 2018-165-A)	
6.2	PG-TSSOP-28	18
6.1	PG-DSO-28	
6	Package information	17
5	Timing diagrams	14
4.6	Dynamic parameters	13
4.5	Static parameters	10
4.4	Static logic function table	
4.3	Operating Range	
4.2	Required operation conditions	
4.1	Absolute maximum ratings	
4	Electrical parameters	
3.7	LO1,2,3 and HO1,2,3 (Low and High Side Outputs, Pin 14, 15, 16, 19, 23, 27)	
3.5 3.6	VEC, VSS and COM (LOW Side Supply, Fin 1, 12, 15)	
3.5	VCC, VSS and COM (Low Side Supply, Pin 1, 12, 13)	7

## 1 Block diagram





#### Figure 2 Functional block diagram for 6EDL04I06NT





# 2 Lead definitions

Pin no.	Name	Function						
1	VCC	Low side power supply						
2,3,4	HIN1,2,3	High side logic input (positive or negative logic according to Table 1)						
5,6,7	LIN1,2,3 Low side logic input (positive or negative logic according to Table 1)							
8	/FAULT Indicates over-current and under-voltage (negative logic, open-drain output)							
9	ITRIP	Analog input for over-current shut down, activates FAULT and RCIN to VSS						
10	EN	Enable I/O functionality (positive logic)						
11	RCIN	External RC-network to define FAULT clear delay after FAULT-Signal (T <sub>FLTCLR</sub> )						
12	VSS	Logic ground						
13	СОМ	Low side gate driver reference						
28,24,20	VB1,2,3	High side positive power supply						

#### Table 26EDL04 family lead definitions

#### 6EDL04 family 200 V & 600 V three-phase driver with OCP, Enable, Fault and Bootstrap Diode



Pin no.	Name	Function
27,23,19	H01,2,3	High side gate driver output
26,22,18	VS1,2,3	High side negative power supply
16,15,14	LO1,2,3	Low side gate driver output
21,25	nc	Not connected




Figure 4 Pin Configuration of 6ED family (signals HIN1,2,3 and LIN1,2,3 according to Table 1)

#### 3 Functional description

#### 3.1 Low Side and High Side Control Pins (Pin 2, 3, 4, 5, 6, 7)

The Schmitt trigger input threshold of them is such to guarantee LSTTL and CMOS compatibility down to 3.3 V controller outputs. Input Schmitt trigger and noise filter provide beneficial noise rejection to short input pulses according to Figure 5 and Figure 6.




Figure 5 Input pin structure for negative logic (left) and positive logic (right)

An internal pull-up of about 75 k $\Omega$  (negative logic) pre-biases the input during supply start-up and a ESD zener clamp is provided for pin protection purposes. The zener diodes are therefore designed for single pulse stress only and not for continuous voltage stress over 10V. For versions with positive, a 5 k $\Omega$  pull-down resistor is used for this function.






Figure 6 Input filter timing diagram for negative logic (left) and positive logic (right)


It is anyway recommended for proper work of the driver not to provide input pulse-width lower than 1 µs.

The 6ED family – 2<sup>nd</sup> generation provides additionally a shoot through prevention capability which avoids the simultaneous on-state of two channels of the same leg (i.e. HO1 and LO1, HO2 and LO2, HO3 and LO3). When two inputs of a same leg are activated, only one leg output is activated, so that the leg is kept steadily in a safe state.

A minimum dead time insertion of typ. 310 ns is also provided, in order to reduce cross-conduction of the external power switches.

#### 3.2 EN (Gate Driver Enable, Pin 10)

The signal applied to pin EN controls directly the output stages. All outputs are set to LOW, if EN is at LOW logic level. The internal structure of the pin is given in Figure 7. The switching levels of the Schmitt-Trigger are here  $V_{\text{EN,TH}+} = 2.1 \text{ V}$  and  $V_{\text{EN,TH}-} = 1.3 \text{ V}$ . The typical propagation delay time is  $t_{\text{EN}} = 780 \text{ ns}$ . There is an internal pull down resistor (75 k $\Omega$ ), which keeps the gate outputs off in case of broken PCB connection.





#### 3.3 /FAULT (Fault Feedback, Pin 8)

/Fault pin is an active low open-drain output indicating the status of the gate driver (see Figure 8). The pin is active (i.e. forces LOW voltage level) when one of the following conditions occur:

- Under-voltage condition of VCC supply: In this case the fault condition is released as soon as the supply voltage condition returns in the normal operation range (please refer to VCC pin description for more details).
- Over-current detection (ITRIP): The fault condition is latched until current trip condition is finished and RCIN input is released (please refer to ITRIP pin).




Figure 8 /FAULT pin structures



#### 3.4 ITRIP and RCIN (Over-Current Detection Function, Pin 9, 11)

The 6ED family –  $2^{nd}$  generation provides an over-current detection function by connecting the ITRIP input with the motor current feedback. The ITRIP comparator threshold (typ 0.44 V) is referenced to VSS ground. An input noise filter (typ.  $t_{\text{ITRIPMIN}}$  = 230 ns) prevents the driver to detect false over-current events.

Over-current detection generates a hard shut down of all outputs of the gate driver and provides a latched fault feedback at /FAULT pin. RCIN input/output pin is used to determine the reset time of the fault condition. As soon as ITRIP threshold is exceeded the external capacitor connected to RCIN is fully discharged. The capacitor is then recharged by the RCIN current generator when the over-current condition is finished. As soon as RCIN voltage exceeds the rising threshold of typ  $V_{\text{RCIN,TH}} = 5.2$  V, the fault condition releases and the driver returns operational following the ontrol input pins according to Section 3.1.

#### 3.5 VCC, VSS and COM (Low Side Supply, Pin 1, 12, 13)

VCC is the low side supply and it provides power both to input logic and to low side output power stage. Input logic is referenced to VSS ground as well as the under-voltage detection circuit. Output power stage is referenced to COM ground. COM ground is floating respect to VSS ground with a maximum range of operation of +/-5.7 V. A back-to-back zener structure protects grounds from noise spikes.

The under-voltage circuit enables the device to operate at power on when a typical supply voltage higher than  $V_{CCUV+}$  is present.

The IC shuts down all the gate drivers power outputs, when the VCC supply voltage is below  $V_{CCUV-} = 9.8 V$  respectively 8.1 V. This prevents the external power switches from critically low gate voltage levels during on-state and therefore from excessive power dissipation.

#### 3.6 VB1, 2, 3 and VS1, 2, 3 (High Side Supplies, Pin 18, 20, 22, 24, 26, 28)

VB to VS is the high side supply voltage. The high side circuit can float with respect to VSS following the external high side power device emitter/source voltage. Due to the low power consumption, the floating driver stage can be supplied by bootstrap topology connected to VCC.

The device operating area as a function of the supply voltage is given in Figure 15 and Figure 16.

# 3.7 LO1,2,3 and HO1,2,3 (Low and High Side Outputs, Pin 14, 15, 16, 19, 23, 27)

Low side and high side power outputs are specifically designed for pulse operation such as gate drive of IGBT and MOSFET devices. Low side outputs (i.e. LO1,2,3) are state triggered by the respective inputs, while high side outputs (i.e. HO1,2,3) are edge triggered by the respective inputs. In particular, after an under voltage condition of the VBS supply, a new turn-on signal (edge) is necessary to activate the respective high side output, while after a under voltage condition of the VCC supply, the low side outputs switch to the state of their respective inputs.



### 4 Electrical parameters

#### 4.1 Absolute maximum ratings

All voltages are absolute voltages referenced to  $V_{SS}$  -potential unless otherwise specified. All parameters are valid for  $T_a$ =25 °C.

#### Table 3 Absolute maximum ratings

Parameter		Symbol	Min.	Max.	Unit
High side offset voltage <sup>1</sup>	DSO28 TSSOP28	Vs	V <sub>CC</sub> -V <sub>BS</sub> -6	600 180	V
High side offset voltage ( <i>t</i> <sub>p</sub> <500ns) <sup>1</sup>			$V_{\rm CC}$ - $V_{\rm BS}$ – 50	-	
High side offset voltage <sup>1</sup> DSO28 TSSOP28		VB	<i>V</i> <sub>cc</sub> – 6	620 200	
High side offset voltage ( <i>t</i> <sub>p</sub> <500ns) <sup>1</sup>			V <sub>cc</sub> – 50	-	
High side floating supply voltage (V <sub>B</sub> vs. V <sub>S</sub>	) (internally clamped)	V <sub>BS</sub>	-1	20	
High side output voltage (V <sub>HO</sub> vs. V <sub>s</sub> )		V <sub>HO</sub>	-0.5	V <sub>B</sub> + 0.5	
Low side supply voltage (internally clamp	ed)	V <sub>cc</sub>	-1	20	
Low side supply voltage (V <sub>CC</sub> vs. V <sub>COM</sub> )		V <sub>CCOM</sub>	-0.5	25	
Gate driver ground		V <sub>COM</sub>	-5.7	5.7	
Low side output voltage (VLO vs. VCOM)		V <sub>LO</sub>	-0.5	V <sub>ссом</sub> + 0.5	
Input voltage LIN,HIN,EN,ITRIP		V <sub>IN</sub>	-1	10	
FAULT output voltage		V <sub>FLT</sub>	-0.5	V <sub>cc</sub> + 0.5	
RCIN output voltage		V <sub>RCIN</sub>	-0.5	V <sub>cc</sub> + 0.5	
Power dissipation (to package) <sup>2</sup>	DSO28 TSSOP28	PD	-	1.3 0.6	W
Thermal resistance (junction to ambient, see section 6)	DSO28 TSSOP28	$R_{ m th(j-a)}$	-	75 165	K/W
Junction temperature		TJ	-	125	°C
Storage temperature		Ts	- 40	150	1
offset voltage slew rate <sup>3</sup>		dVs/dt		50	V/ns

Note: The minimum value for ESD immunity in PG-DSO-28 is 2.0 kV (Human Body Model). ESD immunity inside pins connected to the low side (VCC, HINx, LINx, FAULT, EN, RCIN, ITRIP, VSS, COM, LOx) and pins connected inside each high side itself (VBx, HOx, VSx) is guaranteed up to 2.0 kV (Human Body Model). See <u>section 7</u>.

The minimum value for ESD immunity in PG-TSSOP-28 is 1.0 kV (Human Body Model). ESD immunity inside pins connected to the low side (VCC, HINx, LINx, FAULT, EN, RCIN, ITRIP, VSS, COM, LOx) and pins connected inside each high side itself (VBx, HOx, VSx) is guaranteed up to 1.5 kV (Human Body Model). See <u>section 7.</u>

www.infineon.com/gdThreePhase

<sup>&</sup>lt;sup>1</sup> In case  $V_{CC} > V_B$  there is an additional power dissipation in the internal bootstrap diode between pins VCC and VBx. Insensitivity of bridge output to negative transient voltage up to -50 V is not subject to production test – verified by design / characterization. <sup>2</sup> Consistent power dissipation of all outputs. All parameters inside operating range.

<sup>&</sup>lt;sup>3</sup> Not subject of production test, verified by characterisation



#### 4.2 **Required operation conditions**

All voltages are absolute voltages referenced to  $V_{ss}$  -potential unless otherwise specified. All parameters are valid for  $T_a=25$  °C.

#### Table 4 Required Operation Conditions

Parameter	Symbol	Min.	Max.	Unit	
High side offset voltage <sup>1</sup>	DSO28 TSSOP28	VB	7	620 200	V
Low side supply voltage (V <sub>cc</sub> vs. V <sub>com</sub> )	DSO28 TSSOP28	V <sub>ссом</sub>	10	25	

#### 4.3 Operating Range

All voltages are absolute voltages referenced to  $V_{SS}$  -potential unless otherwise specified. All parameters are valid for  $T_a$ =25 °C.

#### Table 5Operating range

Parameter	Symbol	Min.	Max.	Unit	
High side floating supply offset voltage	Vs	V <sub>CC</sub> - V <sub>BS</sub> -1	500	V	
High side floating supply offset voltage ( $V_{\rm B}$ vs. $V_{\rm cc}$ , stati	V <sub>BCC</sub>	-1.0	500		
High side floating supply voltage (VB vs. VS, Note 1)6EDL04I06NT6EDL04I06PT		V <sub>BS</sub>	13	17.5	V
	6EDL04N06PT 6EDL04N02PR		10	17.5	
High side output voltage (V <sub>HO</sub> vs. V <sub>S</sub> )		V <sub>но</sub>	0	V <sub>BS</sub>	
Low side output voltage ( $V_{LO}$ vs. $V_{COM}$ )	$V_{LO}$	0	Vcc		
Low side supply voltage	6EDL04I06NT 6EDL04I06PT	V <sub>cc</sub>	13	17.5	
	6EDL04N06PT 6EDL04N02PR		10	17.5	
Low side ground voltage	·	<i>V</i> <sub>сом</sub>	-2.5	2.5	
Logic input voltages LIN,HIN,EN,ITRIP <sup>2</sup>		V <sub>IN</sub>	0	5	
FAULT output voltage	V <sub>FLT</sub>	0	V <sub>cc</sub>		
RCIN input voltage	$V_{\rm RCIN}$	0	Vcc		
Pulse width for ON or OFF <sup>3</sup>			1	-	μs
Ambient temperature		Ta	-40	105	°C

www.infineon.com/gdThreePhase

<sup>&</sup>lt;sup>1</sup> Logic operational for  $V_B$  ( $V_B$  vs.  $V_S$ ) > 7.0 V

<sup>&</sup>lt;sup>2</sup> All input pins (HINx, LINx) and EN, ITRIP pin are internally clamped (see abs. maximum ratings)

<sup>&</sup>lt;sup>3</sup> In case of input pulse width at LINx and HINx below 1µ the input pulse may not be transmitted properly



VCC	VBS	RCIN	ITRIP	ENABLE	FAULT	L01,2,3	H01,2,3
<v<sub>CCUV-</v<sub>	Х	Х	Х	Х	0	0	0
15 V	<v<sub>BSUV-</v<sub>	Х	0	3.3 V	High imp	LIN1,2,3*	0
15 V	15 V	<3.2 V↓	0	3.3 V	0	0	0
15 V	15 V	Х	$> V_{\rm IT,TH^+}$	3.3 V	0	0	0
15 V	15 V	$> V_{\rm RCIN,TH}$	0	3.3 V	High imp	LIN1,2,3*	HIN1,2,3*
15 V	15 V	$> V_{\rm RCIN,TH}$	0	0	High imp	0	0

#### 4.4 Static logic function table

\* according to Table 1

#### 4.5 Static parameters

 $V_{\rm CC} = V_{\rm BS} = 15$ V unless otherwise specified. All parameters are valid for  $T_a=25$  °C.

#### Table 6Static parameters

Parameter		Symbol	Values			Unit	Test condition	
			Min.	Тур.	Max.			
High level input voltage		V <sub>IH</sub>	1.7	2.1	2.4	V		
Low level input voltage		V <sub>IL</sub>	0.7	0.9	1.1			
EN positive going thresho	ld	$V_{\rm en, TH^+}$	1.9	2.1	2.3			
EN negative going thresho	old	$V_{\rm en, TH-}$	1.1	1.3	1.5			
ITRIP positive going thres	nold	$V_{\rm IT,TH^+}$	380	445	510	mV		
ITRIP input hysteresis		V <sub>IT,HYS</sub>	45	70				
RCIN positive going thresh	nold	$V_{ m RCIN,TH}$	-	5.2	6.4	V		
RCIN input hysteresis		$V_{\rm RCIN,HYS}$	-	2.0	-			
Input clamp voltage		$V_{\rm in, clmap}$	9	10.3	12		<i>I</i> <sub>IN</sub> = 4mA	
(HIN and LIN acc. Table 1,	EN, ITRIP)							
Input clamp voltage at hig	h impedance	$V_{\rm IN,FLOAT}$	-	5.3	5.8		controller output	
(/HIN, /LIN negative logic	only)						pin floating	
High level output voltage	L01,2,3	V <sub>он</sub>	-	V <sub>cc</sub> -0.7	V <sub>cc</sub> -1.4		<i>I</i> <sub>o</sub> = 20mA	
	H01,2,3		-	V <sub>B</sub> -0.7	<i>V</i> <sub>B</sub> -1.4			
Low level output voltage	L01,2,3	V <sub>OL</sub>	-	$V_{\text{COM}}$ +	V <sub>сом</sub> +		<i>I</i> <sub>o</sub> = -20mA	
				0.2	0.6			
	HO1,2,3		-	V <sub>s</sub> + 0.2	<i>V</i> <sub>s</sub> +0.6			
V <sub>cc</sub> and V <sub>BS</sub> supply	6EDL04I06NT	V <sub>CCUV+</sub>	11	11.7	12.5			
undervoltage positive	6EDL04I06PT	$V_{\rm BSUV^+}$						
going threshold	6EDL04N06PT		8.3	9	9.8			
	6EDL04N02PR							
$V_{\rm CC}$ and $V_{\rm BS}$ supply	6EDL04I06NT	V <sub>ccuv-</sub>	9.5	9.8	10.8	V		
undervoltage negative	6EDL04I06PT	$V_{\rm BSUV-}$						
going threshold	6EDL04N06PT		7.5	8.1	8.8			
	6EDL04N02PR							



#### Table 6Static parameters

Parameter	Parameter		Values			Unit	<b>Test condition</b>	
			Min. Typ.		Max.			
V <sub>cc</sub> and V <sub>BS</sub> supply undervoltage lockout	6EDL04I06NT 6EDL04I06PT	V <sub>ссиvн</sub> V <sub>вsuvн</sub>	1.2	1.9	-	V		
hysteresis	6EDL04N06PT 6EDL04N02PR		0.5	0.9	-			
High side leakage curren	t betw. VS and VSS	I <sub>LVS+</sub>		1	12.5	μA	$V_{\rm S} = 600 {\rm V}$	
High side leakage curren	t betw. VS and VSS	I <sub>LVS+</sub> 1	-	10	-		<i>T</i> <sub>J</sub> =125°C, <i>V</i> <sub>S</sub> =600'	
High side leakage curren VSy (x=1,2,3 and y=1,2,3)		I <sub>LVS-</sub> 1	-	10	-		T <sub>J</sub> = 125°C V <sub>Sx</sub> - V <sub>Sy</sub> = 600V	
Quiescent current V <sub>BS</sub> su	oply (VB only)	I <sub>QBS1</sub>	-	210	400		HO=low	
Quiescent current V <sub>BS</sub> sup	oply (VB only)	I <sub>QBS2</sub>	-	210	400		HO=high	
Quiescent current V <sub>cc</sub>	6EDL04I06NT	I <sub>QCC1</sub>	-	1.1	1.8	mA	V <sub>LIN</sub> =float. (all)	
supply (VCC only)	6EDL04I06PT 6EDL04N06PT 6EDL04N02PR		-	0.75	1.5			V <sub>vsx</sub> =50V (only bootstrap types)
Quiescent current V <sub>cc</sub> supply (VCC only)	6EDL04I06NT	I <sub>QCC2</sub>	-	1.3	2		V <sub>LIN</sub> =0, V <sub>HIN</sub> =3.3 V V <sub>VSx</sub> =50V	
	6EDL04I06PT 6EDL04N06PT 6EDL04N02PR			0.75	1.5		V <sub>LIN</sub> =3.3 V, V <sub>HIN</sub> =0 V <sub>VSx</sub> =50V	
Quiescent current V <sub>cc</sub> supply (VCC only)	6EDL04I06NT	I <sub>QCC3</sub>	-	1.3	2		V <sub>LIN</sub> =3.3 V, V <sub>HIN</sub> =0 V <sub>VSx</sub> =50V	
	6EDL04I06PT 6EDL04N06PT 6EDL04N02PR			0.75	1.5		V <sub>LIN</sub> =0, V <sub>HIN</sub> =3.3 V V <sub>VSx</sub> =50V	
Input bias current	6EDL04I06NT	I <sub>LIN+</sub>	-	70	100	μΑ	<i>V</i> <sub>LIN</sub> =3.3 V	
	6EDL04I06PT 6EDL04N06PT 6EDL04N02PR		400	700	1100			
Input bias current	6EDL04I06NT	I <sub>LIN-</sub>	-	110	200	μA	V <sub>LIN</sub> =0	
	6EDL04I06PT 6EDL04N06PT 6EDL04N02PR			0				
Input bias current	6EDL04I06NT	I <sub>HIN+</sub>	-	70	100		V <sub>HIN</sub> =3.3 V	
	6EDL04I06PT 6EDL04N06PT 6EDL04N02PR		400	700	1100			
Input bias current	6EDL04I06NT	I <sub>HIN-</sub>	-	110	200		V <sub>HIN</sub> =0	
	6EDL04I06PT 6EDL04N06PT 6EDL04N02PR			0				

<sup>1</sup> Not subject of production test, verified by characterisation 6EDL04 family Datasheet www.infineon.com/gdThreePhase



#### Table 6Static parameters

Parameter	Symbol	Values			Unit	Test condition
		Min.	Тур.	Max.		
Input bias current (ITRIP=high)	I <sub>ITRIP+</sub>		45	120	μA	V <sub>ITRIP</sub> =3.3 V
Input bias current (EN=high)	I <sub>EN+</sub>	-	45	120		$V_{\text{ENABLE}}=3.3 \text{ V}$
Input bias current RCIN (internal current source)	I <sub>rcin</sub>		2.8			$V_{\rm RCIN} = 2  \rm V$
Mean output current for load capacity charging in range from 3 V (20%) to 6 V (40%)		120	165	-	mA	C∟=10 nF
Peak output current turn on (single pulse)	I <sub>Opk+</sub> 1		240			$R_L = 0 \boxtimes, t_p < 10 \ \mu s$
Mean output current for load capacity discharging in range from 12 V (80%) to 9 V (60%)	<i>I</i> <sub>0-</sub>	250	375	-		C <sub>L</sub> =10 nF
Peak output current turn off (single pulse)	I <sub>Opk-</sub> 1		420			$R_L = 0 \boxtimes, t_p < 10 \ \mu s$
Bootstrap diode forward voltage between VCC and VB	$V_{ m F,BSD}$	-	1.0	1.3	V	I <sub>F</sub> =0.5 mA
Bootstrap diode forward current between VCC and VB	I <sub>F,BSD</sub>	27	51	-	mA	<i>V</i> <sub>F</sub> =4 V
Bootstrap diode resistance	R <sub>BSD</sub>	24	40	60	Ω	<i>V</i> <sub>F1</sub> =4 V, <i>V</i> <sub>F2</sub> =5 V
RCIN low on resistance of the pull down transistor	$R_{\rm on,RCIN}$	-	40	100		<i>V</i> <sub>RCIN</sub> =0.5 V
FAULT low on resistance of the pull down transistor	R <sub>on,FLT</sub>	-	45	100		V <sub>FAULT</sub> =0.5 V

<sup>&</sup>lt;sup>1</sup> Not subject of production test, verified by characterisation 6EDL04 family Datasheet www.infineon.com/gdThreePhase

#### 4.6 Dynamic parameters

 $V_{CC} = V_{BS} = 15 \text{ V}, V_S = V_{SS} = V_{COM}$  unless otherwise specified. All parameters are valid for  $T_a=25 \text{ °C}$ .

#### Table 7Dynamic parameters

Parameter		Symbol	Values		Unit	Test condition	
			Min.	Тур.	Max.		
Turn-on propagation dela	ау	t <sub>on</sub>	400	530	800	ns	$V_{\text{LIN/HIN}} = 0 \text{ or } 3.3 \text{ V}$
Turn-off propagation delay	6EDL04I06NT 6EDL04I06PT	$t_{ m off}$	360	490	760		
	6EDL04N06PT 6EDL04N02PR		400	530	800		
Turn-on rise time		t <sub>r</sub>	-	60	100		$V_{\text{LIN/HIN}} = 0 \text{ or } 3.3 \text{ V}$
Turn-off fall time		t <sub>f</sub>	-	26	45		C <sub>L</sub> = 1 nF
Shutdown propagation delay ENABLE		$t_{\scriptscriptstyle { m EN}}$	-	780	1100		<i>V</i> <sub>EN</sub> =0
Shutdown propagation delay ITRIP		$t_{\text{ITRIP}}$	400	670	1000		V <sub>ITRIP</sub> =1 V
Input filter time ITRIP		<i>t</i> <sub>ITRIPMIN</sub>	155	230	380		
Propagation delay ITRIP	to FAULT	$t_{ m FLT}$	-	420	700		
Input filter time at LIN/HI off	N for turn on and	t <sub>FILIN</sub>	120	300	-		$V_{\rm LIN/HIN} = 0 \& 3.3 V$
Input filter time EN		$t_{\sf FILEN}$	300	600	-		
Fault clear time at RCIN a (C <sub>RCin</sub> =1nF)	fter ITRIP-fault,	$t_{\rm FLTCLR}$	1.0	1.9	3.0	ms	$V_{\text{LIN/HIN}} = 0 \& 3.3 V$ $V_{\text{ITRIP}} = 0$
Dead time		DT	150	310	-	ns	$V_{\rm LIN/HIN} = 0 \& 3.3 V$
Matching delay ON, max(ton)-min(ton), ton are applicable to all 6 driver outputs		MT <sub>on</sub>	-	20	100		external dead time > 500 ns
Matching delay OFF, max(toff)-min(toff), toff are applicable to all 6 driver outputs		$MT_{OFF}$	-	40	100		external dead time >500 ns
Output pulse width matching. Pw <sub>in</sub> -PW <sub>out</sub>	6EDL04I06NT 6EDL04I06PT	РМ		40	100		PW <sub>in</sub> >1μs
	6EDL04N06PT 6EDL04N02PR			10	100		



# 5 Timing diagrams






Figure 9 Timing of short pulse suppression (6EDL04I06NT)










Figure 11 Timing of of internal deadtime (input logic according to Table 1)










#### Figure 13 Input to output propagation delay times and switching times definition (6EDL04I06NT)



# Figure 14 Input to output propagation delay times and switching times definition (6EDL04I06PT, 6EDL04N06PT, 6EDL04N02PR)




Figure 15 Operating areas (6EDL04I06NT, 6EDL04I06PT)






Figure 16 Operating Areas (6EDL04N06PT, 6EDL04N02PR)





Figure 17 ITRIP-Timing







### 6 Package information

#### 6.1 PG-DSO-28




Figure 19 Package drawing

Dimensions $80.0 \times 80.0 \times 1.5 \text{ mm}^3$ $\lambda_{\text{therm}}$ [W/m·K]MaterialFR40.3			
	Dimensions	$80.0\times80.0\times1.5~mm^3$	
	Material	FR4	0.3
Metal (Copper) 70μm 388	Metal (Copper)	70µm	388

Figure 20 PCB reference layout

0.1M A C 28x

28 15 <<u> □ 0.2 B</u> 28x


□0.1

#### <sup>1)</sup> Does not include plastic or metal protrusion of 0.15 max. per side

<sup>2)</sup> Does not include dambar protrusion

Figure 21 **Package drawing** 

#### PG-TSSOP-28 (according to PCN 2018-165-A) 6.3



#### 6.2 **PG-TSSOP-28**

0.65

0.22 +0.08 2)

**4.4**±0.1<sup>1)</sup>

6.4

B

-0.035

ŏ

ိ်

125

0.6 +0.15



Footprint for Reflow soldering

HLG05506

e = 0.65

A = 6.10

L = 1.30

B = 0.40




Figure 23	PCB reference layout (according to JEDEC 1s0P)
	left: Reference layout
	right: detail of footprint

Dimensions	Material	Metal (Copper)
$76.2 \times 114.3 \times 1.5 \text{ mm}^3$	FR4 ( $\lambda_{therm}$ = 0.3 W/mK)	$70\mu m$ ( $\lambda_{therm}$ = 388 W/mK)





# 7 Qualification information<sup>1</sup>

#### Table 9Qualification information

				Industrial <sup>2</sup>		
Qualification level		Note: This family of ICs has passed JEDEC's Industrial				
		qualification. Co	qualification. Consumer qualification level is granted by			
		extension of the higher Industrial level.				
Moisture sensitivity lev	al		$\mathbf{r}$	MSL3 <sup>3</sup> , 260°C		
Moisture sensitivity lev	el	TSSOP-28/DSO-28		(per IPC/JEDEC J-STD-020)		
Charged device model		Class C3 (> 1.0 kV)				
ESD		(per JESD22-C101)				
ESD		6EDL04x06xT	Class 2 (per JEDEC standard JESD22-A114)			
	Human body model	6EDL04N02PR	Class 1C (per JEDEC standard JESD22-A114			
RoHS compliant		Yes				

#### 8 Related products

#### Table 10

Gate Driver ICs	
2EDL05106 /	600 V, half-bridge thin-film SOI level shift gate driver with integrated high speed, low R <sub>DS(ON)</sub>
2EDL05N06	bootstrap diode, 0.36/0.7 A source/sink current driver, 8pins/14pins package, for MOSFET or IGBT.
2EDL23I06 /	600 V, half-bridge thin-film SOI level shift gate driver with integrated high speed, low <i>R</i> <sub>DS(ON)</sub>
2EDL23N06	bootstrap diode, with over-current protection (OCP), 2.3/2.8 A source/sink current driver, and one
	pin Enable/Fault function for MOSFET or IGBT.
Power Switches	
<u>IKD04N60R / RF</u>	600 V TRENCHSTOP™ IGBT with integrated diode in PG-TO252-3 package
IKD06N65ET6	650 V TRENCHSTOP™ IGBT with integrated diode in DPAK
IPD65R950CFD	650 V CoolMOS CFD2 with integrated fast body diode in DPAK
IPN50R950CE	500 V CoolMOS CE Superjunction MOSFET in PG-SOT223 package
iMOTION™ Contro	llers
RMCK099	iMOTION™ Motor control IC for variable speed drives utilizing sensor-less Field Oriented Control
	(FOC) for Permanent Magnet Synchronous Motors (PMSM).
MC101T	High performance Motor Control IC for variable speed drives based on field oriented control (FOC)
	of permanent magnet synchronous motors (PMSM).

#### **Revision history**

<b>Document version</b>	Date of release	Description of changes
2.6	2016-08-05	Increased the maximum operating ambient temperature to 105 °C
		Updated disclaimer, Delete links to application note
		Corrected parameter $V_{HO}$ in section 4.3
2.7	2019-01-11	Updated ESD HBM information, and add package drawing PG-TSSOP- 28. Editorial change in table 6
2.8	2022-05-12	Remove I <sub>F,BSD</sub> maximum spec

<sup>&</sup>lt;sup>1</sup> Qualification standards can be found at Infineon's web site <u>www.infineon.com</u>

<sup>&</sup>lt;sup>2</sup> Higher qualification ratings may be available should the user have such requirements. Please contact your Infineon sales representative for further information.

<sup>&</sup>lt;sup>3</sup> Higher MSL ratings may be available for the specific package types listed here. Please contact your Infineon sales representative for further information.

#### Trademarks

All referenced product or service names and trademarks are the property of their respective owners.

Edition 2019-03-21

Published by

Infineon Technologies AG 81726 Munich, Germany

© 2022 Infineon Technologies AG. All Rights Reserved.

Do you have a question about this document? Email: erratum@infineon.com

**Document reference** 

#### IMPORTANT NOTICE

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application. For further information on the product, technology delivery terms and conditions and prices please contact your nearest Infineon Technologies office (www.infineon.com).

Please note that this product is not qualifiec according to the AEC Q100 or AEC Q101 documents of the Automotive Electronics Council.

#### WARNINGS

Due to technical requirements products may contair dangerous substances. For information on the types in question please contact your nearest Infineor Technologies office.

Except as otherwise explicitly approved by Infineor Technologies in a written document signed by authorized representatives of Infineor Technologies, Infineon Technologies' products may not be used in any applications where a failure of the product or any consequences of the use thereof car reasonably be expected to result in personal injury.

# **Mouser Electronics**

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Infineon:

<u>6EDL04N02PRXUMA1</u> <u>6EDL04I06NTXUMA1</u> <u>6EDL04I06PTXUMA1</u> <u>6EDL04N06PTXUMA1</u> <u>6EDL04I06PT</u> 6EDL04N02PR 6EDL04N06PT 6EDL04I06NT