## General Description

$\mathrm{PSoC}{ }^{\circledR} 4$ is a scalable and reconfigurable platform architecture for a family of mixed-signal programmable embedded system controllers with an ARM ${ }^{\circledR}$ Cortex ${ }^{\text {TM }}$-M0 CPU. It combines programmable and reconfigurable analog and digital blocks with flexible automatic routing. The PSoC 4100 product family, based on this platform, is a combination of a microcontroller with digital programmable logic, high-performance analog-to-digital conversion, opamps with Comparator mode, and standard communication and timing peripherals. The PSoC 4100 products will be fully upward compatible with members of the PSoC 4 platform for new applications and design needs. The programmable analog and digital sub-systems allow flexibility and in-field tuning of the design.

## Features

## 32-bit MCU Sub-system

- 24-MHz ARM Cortex-M0 CPU with single-cycle multiply

■ Up to 32 kB of flash with Read Accelerator

- Up to 4 kB of SRAM


## Programmable Analog

■ Two opamps with reconfigurable high-drive external and high-bandwidth internal drive and Comparator modes and ADC input buffering capability
■ 12-bit 806 ksps SAR ADC with differential and single-ended modes and Channel Sequencer with signal averaging

- Two current DACs (IDACs) for general-purpose or capacitive sensing applications on any pin
■ Two low-power comparators that operate in Deep Sleep


## Low Power 1.71-V to 5.5-V operation

- 20-nA Stop Mode with GPIO pin wakeup

■ Hibernate and Deep Sleep modes allow wakeup-time versus power trade-offs

## Capacitive Sensing

- Cypress CapSense Sigma-Delta (CSD) provides best-in-class SNR (>5:1) and water tolerance
■ Cypress supplied software component makes capacitive sensing design easy
■ Automatic hardware tuning (SmartSense ${ }^{\text {TM }}$ )


## Segment LCD Drive

- LCD drive supported on all pins (common or segment)
- Operates in Deep Sleep mode with 4 bits per pin memory


## Serial Communication

- Two independent run-time reconfigurable serial communication blocks (SCBs) with reconfigurable $I^{2} C, S P I$, or UART functionality


## Timing and Pulse-Width Modulation

■ Four 16-bit timer/counter pulse-width modulator (TCPWM) blocks

- Center-aligned, Edge, and Pseudo-random modes

■ Comparator-based triggering of Kill signals for motor drive and other high reliability digital logic applications

Up to 36 Programmable GPIOs

- Any GPIO pin can be CapSense, LCD, analog, or digital
- Drive modes, strengths, and slew rates are programmable

Five different packages

- 48-pin TQFP, 44-pin TQFP, 40-pin QFN, 35-ball WLCSP, and 28-pin SSOP package
$\square 35$-ball WLCSP package is shipped with $I^{2} \mathrm{C}$ Bootloader in Flash

Extended Industrial Temperature Operation

- $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ operation


## PSoC Creator Design Environment

■ Integrated Development Environment provides schematic design entry and build (with analog and digital automatic routing)

- Applications Programming Interface (API Component) for all fixed-function and programmable peripherals

Industry Standard Tool Compatibility

- After schematic entry, development can be done with ARM-based industry-standard development tools


## More Information

Cypress provides a wealth of data at www.cypress.com to help you to select the right PSoC device for your design, and to help you to quickly and effectively integrate the device into your design. For a comprehensive list of resources, see the knowledge base article KBA86521, How to Design with PSoC 3, PSoC 4, and PSoC 5LP. Following is an abbreviated list for PSoC 4:

■ Overview: PSoC Portfolio, PSoC Roadmap
■ Product Selectors: PSoC 1, PSoC 3, PSoC 4, PSoC 5LP In addition, PSoC Creator includes a device selection tool.
■ Application notes: Cypress offers a large number of PSoC application notes covering a broad range of topics, from basic to advanced level. Recommended application notes for getting started with PSoC 4 are:
a AN79953: Getting Started With PSoC 4
a AN88619: PSoC 4 Hardware Design Considerations
a AN86439: Using PSoC 4 GPIO Pins
a AN57821: Mixed Signal Circuit Board Layout
a AN81623: Digital Design Best Practices
■ AN73854: Introduction To Bootloaders
a AN89610: ARM Cortex Code Optimization
■ AN90071: CY8CMBRxxx CapSense Design Guide

■ Technical Reference Manual (TRM) is in two documents:
$\square$ Architecture TRM details each PSoC 4 functional block. $\square$ Registers TRM describes each of the PSoC 4 registers.
■ Development Kits:
a CY8CKIT-042, PSoC 4 Pioneer Kit, is an easy-to-use and inexpensive development platform. This kit includes connectors for Arduino ${ }^{\text {TM }}$ compatible shields and Digilent $®$ Pmod ${ }^{\text {TM }}$ daughter cards.
a CY8CKIT-049 is a very low-cost prototyping platform. It is a low-cost alternative to sampling PSoC 4 devices.
a CY8CKIT-001 is a common development platform for any one of the PSoC 1, PSoC 3, PSoC 4, or PSoC 5LP families of devices.
The MiniProg3 device provides an interface for flash programming and debug.

## PSoC Creator

PSoC Creator is a free Windows-based Integrated Design Environment (IDE). It enables concurrent hardware and firmware design of PSoC 3, PSoC 4, and PSoC 5LP based systems. Create designs using classic, familiar schematic capture supported by over 100 pre-verified, production-ready PSoC Components; see the list of component datasheets. With PSoC Creator, you can:

1. Drag and drop component icons to build your hardware
2. Configure components using the configuration tools system design in the main design workspace
3. Explore the library of 100+ components
4. Codesign your application firmware with the PSoC hardware, using the PSoC Creator IDE C compiler
5. Review component datasheets

Figure 1. Multiple-Sensor Example Project in PSoC Creator


## Contents

Functional Definition ..... 5
CPU and Memory Subsystem ..... 5
System Resources ..... 5
Analog Blocks ..... 6
Fixed Function Digital ..... 7
GPIO ..... 7
Special Function Peripherals ..... 8
Pinouts ..... 9
Power. ..... 15
Unregulated External Supply. ..... 15
Regulated External Supply ..... 16
Development Support ..... 17
Documentation ..... 17
Online ..... 17
Tools. ..... 17
Electrical Specifications ..... 18
Absolute Maximum Ratings ..... 18
Device-Level Specifications ..... 18
Analog Peripherals ..... 22
Digital Peripherals ..... 26
Memory ..... 29
System Resources ..... 29
Ordering Information. ..... 32
Part Numbering Conventions ..... 33
Packaging ..... 34
Acronyms ..... 38
Document Conventions ..... 40
Units of Measure ..... 40
Revision History ..... 41
Sales, Solutions, and Legal Information ..... 42
Worldwide Sales and Design Support ..... 42
Products ..... 42
PSoC® Solutions ..... 42
Cypress Developer Community ..... 42
Technical Support ..... 42

Figure 2. Block Diagram


The PSoC 4100 devices include extensive support for programming, testing, debugging, and tracing both hardware and firmware.

The ARM Serial_Wire Debug (SWD) interface supports all programming and debug features of the device.
Complete debug-on-chip functionality enables full device debugging in the final system using the standard production device. It does not require special interfaces, debugging pods, simulators, or emulators. Only the standard programming connections are required to fully support debug.
The PSoC Creator Integrated Development Environment (IDE) provides fully integrated programming and debug support for the PSoC 4100 devices. The SWD interface is fully compatible with industry standard third party tools. With the ability to disable debug features, with very robust flash protection, and by allowing customer-proprietary functionality to be implemented in on-chip programmable blocks, the PSoC 4100 family provides a level of
security not possible with multi-chip application solutions or with microcontrollers.

The debug circuits are enabled by default and can only be disabled in firmware. If not enabled, the only way to re-enable them is to erase the entire device, clear flash protection, and reprogram the device with new firmware that enables debugging.
Additionally, all device interfaces can be permanently disabled (device security) for applications concerned about phishing attacks due to a maliciously reprogrammed device or attempts to defeat security by starting and interrupting flash programming sequences. Because all programming, debug, and test interfaces are disabled when maximum device security is enabled, PSoC 4100 with device security enabled may not be returned for failure analysis. This is a trade-off the PSoC 4100 allows the customer to make.

## Functional Definition

## CPU and Memory Subsystem

## CPU

The Cortex-M0 CPU in PSoC 4100 is part of the 32-bit MCU subsystem, which is optimized for low power operation with extensive clock gating. It mostly uses 16-bit instructions and executes a subset of the Thumb-2 instruction set. This enables fully compatible binary upward migration of the code to higher performance processors such as the Cortex-M3 and M4, thus enabling upward compatibility. The Cypress implementation includes a hardware multiplier that provides a 32-bit result in one cycle. It includes a nested vectored interrupt controller (NVIC) block with 32 interrupt inputs and also includes a Wakeup Interrupt Controller (WIC), which can wake the processor up from Deep Sleep mode allowing power to be switched off to the main processor when the chip is in Deep Sleep mode. The Cortex-M0 CPU provides a Non-Maskable Interrupt input (NMI), which is made available to the user when it is not in use for system functions requested by the user.
The CPU also includes a debug interface, the serial wire debug (SWD) interface, which is a two-wire form of JTAG; the debug configuration used for PSoC 4100 has four break-point (address) comparators and two watchpoint (data) comparators.

## Flash

PSoC 4100 has a flash module with a flash accelerator tightly coupled to the CPU to improve average access times from the flash block. The flash block is designed to deliver 0 wait-state (WS) access time at 24 MHz . Part of the flash module can be used to emulate EEPROM operation if required.
The PSoC 4200 Flash supports the following flash protection modes at the memory subsystem level:
■ Open: No Protection. Factory default mode in which the product is shipped.

■ Protected: User may change from Open to Protected. This mode disables Debug interface accesses. The mode can be set back to Open but only after completely erasing the Flash.
$■$ Kill: User may change from Open to Kill. This mode disables all Debug accesses. The part cannot be erased externally, thus obviating the possibility of partial erasure by power interruption and potential malfunction and security leaks. This is an irrecvocable mode.
In addition, row-level Read/Write protection is also supported to prevent inadvertent Writes as well as selectively block Reads. Flash Read/Write/Erase operations are always available for internal code using system calls.

## SRAM

SRAM memory is retained during Hibernate.

## SROM

A supervisory ROM that contains boot and configuration routines is provided.

## System Resources

Power System
The power system is described in detail in the section Power on page 15. It provides assurance that voltage levels are as required for each respective mode and either delay mode entry (on power-on reset (POR), for example) until voltage levels are as required for proper function or generate resets (brown-out detect (BOD)) or interrupts (low-voltage detect (LVD)). The PSoC 4100 operates with a single external supply over the range of 1.71 V to 5.5 V and has five different power modes, transitions between which are managed by the power system. PSoC 4100 provides Sleep, Deep Sleep, Hibernate, and Stop low-power modes.

## Clock System

The PSoC 4100 clock system is responsible for providing clocks to all subsystems that require clocks and for switching between different clock sources without glitching. In addition, the clock system ensures that no metastable conditions occur.
The clock system for PSoC 4100 consists of the internal main oscillator (IMO) and the internal low-power oscillator (ILO) and provision for an external clock.

Figure 3. PSoC 4100 MCU Clocking Architecture


The HFCLK signal can be divided down (see PSoC 4100 MCU Clocking Architecture) to generate synchronous clocks for the analog and digital peripherals. There are a total of 12 clock dividers for PSoC 4100, each with 16 -bit divide capability. The analog clock leads the digital clocks to allow analog events to occur before digital clock-related noise is generated. The 16-bit capability allows a lot of flexibility in generating fine-grained frequency values and is fully supported in PSoC Creator.

## IMO Clock Source

The IMO is the primary source of internal clocking in the PSoC 4100. It is trimmed during testing to achieve the specified accuracy. Trim values are stored in nonvolatile latches (NVL). Additional trim settings from flash can be used to compensate for changes. The IMO default frequency is 24 MHz and it can be adjusted between 3 MHz to 24 MHz in steps of 1 MHz . The IMO tolerance with Cypress-provided calibration settings is $\pm 2 \%$.

## ILO Clock Source

The ILO is a very low power oscillator, which is primarily used to generate clocks for peripheral operation in Deep Sleep mode. ILO-driven counters can be calibrated to the IMO to improve accuracy. Cypress provides a software component, which does the calibration.

## Watchdog Timer

A watchdog timer is implemented in the clock block running from the ILO; this allows watchdog operation during Deep Sleep and generates a watchdog reset if not serviced before the timeout occurs. The watchdog reset is recorded in the Reset Cause register.

## Reset

PSoC 4100 can be reset from a variety of sources including a software reset. Reset events are asynchronous and guarantee reversion to a known state. The reset cause is recorded in a register, which is sticky through reset and allows software to determine the cause of the reset. An XRES pin is reserved for external reset to avoid complications with configuration and multiple pin functions during power-on or reconfiguration. The XRES pin has an internal pull-up resistor that is always enabled.

## Voltage Reference

The PSoC 4100 reference system generates all internally required references. A $1 \%$ voltage reference spec is provided for the 12-bit ADC. To allow better signal to noise ratios (SNR) and better absolute accuracy, it is possible to bypass the internal reference using a GPIO pin or to use an external reference for the SAR.

## Analog Blocks

## 12-bit SAR ADC

The 12 -bit 806 ksps SAR ADC can operate at a maximum clock rate of 14.5 MHz and requires a minimum of 18 clocks at that frequency to do a 12-bit conversion.
The block functionality is augmented for the user by adding a reference buffer to it (trimmable to $\pm 1 \%$ ) and by providing the choice (for the PSoC 4100 case) of three internal voltage references: $\mathrm{V}_{\mathrm{DD}}, \mathrm{V}_{\mathrm{DD}} / 2$, and $\mathrm{V}_{\mathrm{REF}}$ (nominally 1.024 V ) as well as an external reference through a GPIO pin. The sample-and-hold $(\mathrm{S} / \mathrm{H})$ aperture is programmable allowing the gain bandwidth requirements of the amplifier driving the SAR inputs, which determine its settling time, to be relaxed if required. System performance will be 65 dB for true 12-bit precision providing appropriate references are used and system noise levels permit. To improve performance in noisy conditions, it is possible to provide an external bypass (through a fixed pin location) for the internal reference amplifier.
The SAR is connected to a fixed set of pins through an 8-input sequencer. The sequencer cycles through selected channels autonomously (sequencer scan) and does so with zero switching overhead (that is, aggregate sampling bandwidth is equal to 806 ksps whether it is for a single channel or distributed over several channels). The sequencer switching is effected through a state machine or through firmware driven switching. A feature provided by the sequencer is buffering of each channel to reduce CPU interrupt service requirements. To accommodate signals with varying source impedance and frequency, it is possible to have different sample times programmable for each channel. Also, signal range specification through a pair of range registers (low and high range values) is implemented with a corresponding out-of-range interrupt if the digitized value exceeds the programmed range; this allows fast detection of out-of-range values without the necessity of having to wait for a sequencer scan to be completed and the CPU to read the values and check for out-of-range values in software.
The SAR is able to digitize the output of the on-board temperature sensor for calibration and other temperature-dependent functions. The SAR is not available in Deep Sleep and Hibernate modes as it requires a high-speed clock (up to 18 MHz ). The SAR operating range is 1.71 V to 5.5 V .

Figure 4. SAR ADC System Diagram


## Two Opamps (CTBm Block)

PSoC 4100 has two opamps with Comparator modes which allow most common analog functions to be performed on-chip eliminating external components; PGAs, voltage buffers, filters, trans-impedance amplifiers, and other functions can be realized with external passives saving power, cost, and space. The on-chip opamps are designed with enough bandwidth to drive the $\mathrm{S} / \mathrm{H}$ circuit of the ADC without requiring external buffering.

## Temperature Sensor

PSoC 4100 has one on-chip temperature sensor This consists of a diode, which is biased by a current source that can be disabled to save power. The temperature sensor is connected to the ADC, which digitizes the reading and produces a temperature value using Cypress supplied software that includes calibration and linearization.

## Low-power Comparators

PSoC 4100 has a pair of low-power comparators, which can also operate in the Deep Sleep and Hibernate modes. This allows the analog system blocks to be disabled while retaining the ability to monitor external voltage levels during low-power modes. The comparator outputs are normally synchronized to avoid metastability unless operating in an asynchronous power mode (Hibernate) where the system wake-up circuit is activated by a comparator switch event.

## Fixed Function Digital

## Timer/Counter/PWM Block (TCPWM)

The TCPWM block consists of four 16-bit counters with user-programmable period length. There is a Capture register to record the count value at the time of an event (which may be an l/O event), a period register which is used to either stop or auto-reload the counter when its count is equal to the period register, and compare registers to generate compare value signals which are used as PWM duty cycle outputs. The block also provides true and complementary outputs with programmable offset between them to allow use as deadband programmable complementary PWM outputs. It also has a Kill input to force outputs to a predetermined state; for example, this is used in motor drive systems when an overcurrent state is indicated and the PWMs driving the FETs need to be shut off immediately with no time for software intervention.

## Serial Communication Blocks (SCB)

The PSoC 4100 has two SCBs, which can each implement an $I^{2} \mathrm{C}$, UART, or SPI interface.
$I^{2} \mathrm{C}$ Mode: The hardware $\mathrm{I}^{2} \mathrm{C}$ block implements a full multi-master and slave interface (it is capable of multimaster arbitration). This block is capable of operating at speeds of up to 1 Mbps (Fast Mode Plus) and has flexible buffering options to reduce interrupt overhead and latency for the CPU. The FIFO mode is available in all channels and is very useful in the absence of DMA.

The $I^{2} \mathrm{C}$ peripheral is compatible with the $\mathrm{I}^{2} \mathrm{C}$ Standard-mode, Fast-mode, and Fast-Mode Plus devices as defined in the NXP $\mathrm{I}^{2} \mathrm{C}$-bus specification and user manual (UM10204). The $\mathrm{I}^{2} \mathrm{C}$ bus I/O is implemented with GPIO in open-drain modes. The I ${ }^{2} \mathrm{C}$ bus uses open-drain drivers for clock and data with pull-up resistors on the bus for clock and data connected to all nodes. The required Rise and Fall times for different $I^{2} \mathrm{C}$ speeds are guaranteed by using appropriate pull-up resistor values depending on VDD, Bus Capacitance, and resistor tolerance. For detailed information on how to calculate the optimum pull-up resistor value for your design, refer to the UM10204 I2C bus specification and user manual (the latest revision is available at www.nxp.com).
PSoC 4100 is not completely compliant with the $I^{2} \mathrm{C}$ spec in the following respects:

- GPIO cells are not overvoltage-tolerant and, therefore, cannot be hot-swapped or powered up independently of the rest of the $1^{2} \mathrm{C}$ system.
- Fast-mode Plus has an $\mathrm{I}_{\mathrm{OL}}$ specification of 20 mA at a $\mathrm{V}_{\mathrm{OL}}$ of 0.4 V . The GPIO cells can sink a maximum of $8-\mathrm{mA} \mathrm{I}_{\mathrm{OL}}$ with a $\mathrm{V}_{\mathrm{OL}}$ maximum of 0.6 V .
- Fast-mode and Fast-mode Plus specify minimum Fall times, which are not met with the GPIO cell; Slow strong mode can help meet this spec depending on the Bus Load.
- When the SCB is an $I^{2} \mathrm{C}$ master, it interposes an IDLE state between NACK and Repeated Start; the $I^{2} \mathrm{C}$ spec defines Bus free as following a Stop condition so other Active Masters do not intervene but a Master that has just become activated may start an Arbitration cycle.
- When the SCB is in $I^{2} \mathrm{C}$ slave mode, and Address Match on External Clock is enabled (EC_AM = 1) along with operation in the internally clocked mode ( $\mathrm{EC} \_\mathrm{OP}=0$ ), then its $\mathrm{I}^{2} \mathrm{C}$ address must be even.
UART Mode: This is a full-feature UART operating at up to 1 Mbps. It supports automotive single-wire interface (LIN), infrared interface (IrDA), and SmartCard (ISO7816) protocols, all of which are minor variants of the basic UART protocol. In addition, it supports the 9-bit multiprocessor mode that allows addressing of peripherals connected over common RX and TX lines. Common UART functions such as parity error, break detect, and frame error are supported. An 8-deep FIFO allows much greater CPU service latencies to be tolerated.
SPI Mode: The SPI mode supports full Motorola SPI, TI SSP (essentially adds a start pulse used to synchronize SPI Codecs), and National Microwire (half-duplex form of SPI). The SPI block can use the FIFO.


## GPIO

PSoC 4100 has 36 GPIOs. The GPIO block implements the following:

- Eight drive strength modes:
$\square$ Analog input mode (input and output buffers disabled)
a Input only
a Weak pull-up with strong pull-down
a Strong pull-up with weak pull-down
$\square$ Open drain with strong pull-down
a Open drain with strong pull-up
a Strong pull-up with strong pull-down
$\square$ Weak pull-up with weak pull-down
■ Input threshold select (CMOS or LVTTL).
- Individual control of input and output buffer enabling/disabling in addition to the drive strength modes.
- Hold mode for latching previous state (used for retaining I/O state in Deep Sleep mode and Hibernate modes).
- Selectable slew rates for dV/dt related noise control to improve EMI.
The pins are organized in logical entities called ports, which are 8 -bit in width. During power-on and reset, the blocks are forced to the disable state so as not to crowbar any inputs and/or cause excess turn-on current. A multiplexing network known as a high-speed I/O matrix is used to multiplex between various signals that may connect to an I/O pin. Pin locations for fixed-function peripherals are also fixed to reduce internal multiplexing complexity.
Data output and pin state registers store, respectively, the values to be driven on the pins and the states of the pins themselves.
Every I/O pin can generate an interrupt if so enabled and each I/O port has an interrupt request (IRQ) and interrupt service routine (ISR) vector associated with it (5 for PSoC 4100 since it has 4.5 ports).


## Special Function Peripherals

## LCD Segment Drive

PSoC 4100 has an LCD controller which can drive up to four commons and up to 32 segments. It uses full digital methods to drive the LCD segments requiring no generation of internal LCD voltages. The two methods used are referred to as digital correlation and PWM.
Digital correlation pertains to modulating the frequency and levels of the common and segment signals to generate the highest RMS voltage across a segment to light it up or to keep the RMS signal zero. This method is good for STN displays but may result in reduced contrast with TN (cheaper) displays.
PWM pertains to driving the panel with PWM signals to effectively use the capacitance of the panel to provide the integration of the modulated pulse-width to generate the desired LCD
voltage. This method results in higher power consumption but can result in better results when driving TN displays. LCD operation is supported during Deep Sleep refreshing a small display buffer ( 4 bits; 132 -bit register per port).

## CapSense

CapSense is supported on all pins in the PSoC 4100 through a CapSense Sigma-Delta (CSD) block that can be connected to any pin through an analog mux bus that any GPIO pin can be connected to via an Analog switch. CapSense function can thus be provided on any pin or group of pins in a system under software control. A component is provided for the CapSense block to make it easy for the user.
Shield voltage can be driven on another mux bus to provide water tolerance capability. Water tolerance is provided by driving the shield electrode in phase with the sense electrode to keep the shield capacitance from attenuating the sensed input.
The CapSense block has two IDACs which can be used for general purposes if CapSense is not being used. (both IDACs are available in that case) or if CapSense is used without water tolerance (one IDAC is available).

## WLCSP Package Bootloader

The WLCSP package is supplied with an $I^{2} \mathrm{C}$ Bootloader installed in flash. The bootloader is compatible with PSoC Creator bootloadable project files and has the following default settings:
$\square I^{2} \mathrm{C}$ SCL and SDA connected to port pins P4.0 and P4.1 respectively (external pull-up resistors required)

- $I^{2}$ C Slave mode, address 8 , data rate $=100 \mathrm{kbps}$
- Single application
- Wait two seconds for bootload command

■ Other bootloader options are as set by the PSoC Creator Bootloader Component default

- Occupies the bottom 4.5 K of flash

For more information on this bootloader, see the following Cypress application notes:

## AN73854 - Introduction to Bootloaders

Note that a PSoC Creator bootloadable project must be associated with .hex and .elf files for a bootloader project that is configured for the target device. Bootloader .hex and .elf files can be found at http://www.cypress.com/?rID=78805. The factory-installed bootloader can be overwritten using JTAG or SWD programming.
The following is the pin-list for PSoC 4100 (44-TQFP, 40-QFN, 28-SSOP, and 48-TQFP). Port 2 comprises of the high-speed Analog inputs for the SAR Mux. P1.7 is the optional external input and bypass for the SAR reference. Ports 3 and 4 contain the Digital Communication channels. All pins support CSD CapSense and analog mux bus connections.

| 44-TQFP |  | 40-QFN |  | 28-SSOP |  | 48-TQFP |  | Alternate Functions for Pins |  |  |  |  | Pin Description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Pin | Name | Pin | Name | Pin | Name | Pin | Name | Analog | Alt 1 | Alt 2 | Alt 3 | Alt 4 |  |
| 1 | VSS | - | - | - | - | - | - | - | - | - | - | - | Ground |
| 2 | P2.0 | 1 | P2.0 | - | - | 2 | P2.0 | sarmux. 0 | - | - | - | - | Port 2 Pin 0: gpio, Icd, csd, sarmux |
| 3 | P2.1 | 2 | P2.1 | - | - | 3 | P2.1 | sarmux. 1 | - | - | - | - | Port 2 Pin 1: gpio, Icd, csd, sarmux |
| 4 | P2.2 | 3 | P2.2 | 5 | P2.2 | 4 | P2.2 | sarmux. 2 | - | - | - | - | Port 2 Pin 2: gpio, Icd, csd, sarmux |
| 5 | P2.3 | 4 | P2.3 | 6 | P2.3 | 5 | P2.3 | sarmux. 3 | - | - | - | - | Port 2 Pin 3: gpio, Icd, csd, sarmux |
| 6 | P2.4 | 5 | P2.4 | 7 | P2.4 | 6 | P2.4 | sarmux. 4 | tcpwm0_p[1] | - | - | - | Port 2 Pin 4: gpio, Icd, csd, sarmux, pwm |
| 7 | P2.5 | 6 | P2.5 | 8 | P2.5 | 7 | P2.5 | sarmux. 5 | tcpwm0_n[1] | - | - | - | Port 2 Pin 5: gpio, Icd, csd, sarmux, pwm |
| 8 | P2.6 | 7 | P2.6 | 9 | P2.6 | 8 | P2.6 | sarmux. 6 | tcpwm1_p[1] | - | - | - | Port 2 Pin 6: gpio, Icd, csd, sarmux, pwm |
| 9 | P2.7 | 8 | P2.7 | 10 | P2.7 | 9 | P2.7 | sarmux. 7 | tcpwm1_n[1] | - | - | - | Port 2 Pin 7: gpio, Icd, csd, sarmux, pwm |
| 10 | VSS | 9 | VSS | - | - | - | - | - | - | - | - | - | Ground |
| - | - | - | - | - | - | 10 | NC | - | - | - | - | - | No Connect |
| - | - | - | - | - | - | 11 | NC | - | - | - | - | - | No Connect |
| 11 | P3.0 | 10 | P3.0 | 11 | P3.0 | 12 | P3.0 | - | tcpwm0_p[0] | scb1_uart_rx[0] | scb1_i2c_scl[0] | scb1_spi_mosi[0] | Port 3 Pin 0: gpio, Icd, csd, pwm, scb1 |
| 12 | P3.1 | 11 | P3.1 | 12 | P3.1 | 13 | P3.1 | - | tcpwm0_n[0] | scb1_uart_tx[0] | scb1_i2c_sda[0] | scb1_spi_miso[0] | Port 3 Pin 1: gpio, lcd, csd, pwm, scb1 |
| 13 | P3.2 | 12 | P3.2 | 13 | P3.2 | 14 | P3.2 | - | tcpwm1_p[0] | - | swd_io[0] | scb1_spi_clk[0] | Port 3 Pin 2: gpio, lcd, csd, pwm, scb1, swd |
| - | - | - | - | - | - | 15 | VSSD | - | - | - | - | - | Ground |
| 14 | P3.3 | 13 | P3.3 | 14 | P3.3 | 16 | P3.3 | - | tcpwm1_n[0] | - | swd_clk[0] | scb1_spi_ssel_0[0] | Port 3 Pin 3: gpio, lcd, csd, pwm, scb1, swd |
| 15 | P3.4 | 14 | P3.4 | - | - | 17 | P3.4 | - | tcpwm2_p[0] | - | - | scb1_spi_ssel_1 | Port 3 Pin 4: gpio, Icd, csd, pwm, scb1 |
| 16 | P3.5 | 15 | P3.5 | - | - | 18 | P3.5 | - | tcpwm2_n[0] | - | - | scb1_spi_ssel_2 | Port 3 Pin 5: gpio, Icd, csd, pwm, scb1 |
| 17 | P3.6 | 16 | P3.6 | - | - | 19 | P3.6 | - | tcpwm3_p[0] | - | swd_io[1] | scb1_spi_ssel_3 | Port 3 Pin 6: gpio, Icd, csd, pwm, scb1, swd |
| 18 | P3.7 | 17 | P3.7 | - | - | 20 | P3.7 | - | tcpwm3_n[0] | - | swd_clk[1] | - | Port 3 Pin 7: gpio, Icd, csd, pwm, swd |
| 19 | VDDD | - | - | - | - | 21 | VDDD | - | - | - | - | - | Digital Supply, 1.8-5.5V |
| 20 | P4.0 | 18 | P4.0 | 15 | P4.0 | 22 | P4.0 | - | - | scb0_uart_rx | scb0_i2c_scl | scb0_spi_mosi | Port 4 Pin 0: gpio, Icd, csd, scb0 |
| 21 | P4.1 | 19 | P4.1 | 16 | P4.1 | 23 | P4.1 | - | - | scb0_uart_tx | scb0_i2c_sda | scb0_spi_miso | Port 4 Pin 1: gpio, Icd, csd, scb0 |
| 22 | P4.2 | 20 | P4.2 | 17 | P4.2 | 24 | P4.2 | csd_c_mod | - | - | - | scb0_spi_clk | Port 4 Pin 2: gpio, Icd, csd, scb0 |
| 23 | P4.3 | 21 | P4.3 | 18 | P4.3 | 25 | P4.3 | csd_c_sh_tank | - | - | - | scb0_spi_ssel_0 | Port 4 Pin 3: gpio, Icd, csd, scb0 |
| - | - | - | - | - | - | 26 | NC | - | - | - | - | - | No Connect |
| - | - | - | - | - | - | 27 | NC | - | - | - | - | - | No Connect |

Document Number: 001-87220 Rev. *H
PSoC ${ }^{\circledR}$ 4: PSoC 4100 Family

| 44-TQFP |  | 40-QFN |  | 28-SSOP |  | 48-TQFP |  | Alternate Functions for Pins |  |  |  |  | Pin Description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Pin | Name | Pin | Name | Pin | Name | Pin | Name | Analog | Alt 1 | Alt 2 | Alt 3 | Alt 4 |  |
| 24 | P0.0 | 22 | P0.0 | 19 | P0.0 | 28 | P0.0 | comp1_inp | - | - | - | scb0_spi_ssel_1 | Port 0 Pin 0: gpio, lcd, csd, scb0, comp |
| 25 | P0. 1 | 23 | P0. 1 | 20 | P0. 1 | 29 | P0.1 | comp1_inn | - | - | - | scb0_spi_ssel_2 | Port 0 Pin 1: gpio, lcd, csd, scb0, comp |
| 26 | P0. 2 | 24 | P0. 2 | 21 | P0. 2 | 30 | P0.2 | comp2_inp | - | - | - | scb0_spi_ssel_3 | Port 0 Pin 2: gpio, Icd, csd, scb0, comp |
| 27 | P0. 3 | 25 | P0. 3 | 22 | P0. 3 | 31 | P0.3 | comp2_inn | - | - | - | - | Port 0 Pin 3: gpio, Icd, csd, comp |
| 28 | P0. 4 | 26 | P0.4 | - | - | 32 | P0.4 | - | - | scb1_uart_rx[1] | scb1_i2c_scl[1] | scb1_spi_mosi[1] | Port 0 Pin 4: gpio, lcd, csd, scb1 |
| 29 | P0. 5 | 27 | P0.5 | - | - | 33 | P0.5 | - | - | scb1_uart_tx[1] | scb1_i2c_sda[1] | scb1_spi_miso[1] | Port 0 Pin 5: gpio, lcd, csd, scb1 |
| 30 | P0.6 | 28 | P0.6 | 23 | P0.6 | 34 | P0.6 | - | ext_clk | - | - | scb1_spi_clk[1] | Port 0 Pin 6: gpio, Icd, csd, scb1, ext_clk |
| 31 | P0.7 | 29 | P0.7 | 24 | P0.7 | 35 | P0.7 | - | - | - | wakeup | scb1_spi_ssel_0[1] | Port 0 Pin 7: gpio, Icd, csd, scb1, wakeup |
| 32 | XRES | 30 | XRES | 25 | XRES | 36 | XRES | - | - | - | - | - | Chip reset, active low |
| 33 | VCCD | 31 | VCCD | 26 | VCCD | 37 | VCCD | - | - | - | - | - | Regulated supply, connect to $1 \mu \mathrm{~F}$ cap or 1.8 V |
| - | - | - | - | - | - | 38 | VSSD | - | - | - | - | - | Digital Ground |
| 34 | VDDD | 32 | VDDD | 27 | VDD | 39 | VDDD | - | - | - | - | - | Digital Supply, 1.8-5.5V |
| 35 | VDDA | 33 | VDDA | 27 | VDD | 40 | VDDA | - | - | - | - | - | Analog Supply, 1.8-5.5V, equal to VDDD |
| 36 | VSSA | 34 | VSSA | 28 | vSs | 41 | VSSA | - | - | - | - | - | Analog Ground |
| 37 | P1.0 | 35 | P1.0 | 1 | P1.0 | 42 | P1.0 | ctb.oa0.inp | tcpwm2_p[1] | - | - | - | Port 1 Pin 0: gpio, Icd, csd, ctb, pwm |
| 38 | P1.1 | 36 | P1.1 | 2 | P1.1 | 43 | P1.1 | ctb.oa0.inm | tcpwm2_n[1] | - | - | - | Port 1 Pin 1: gpio, Icd, csd, ctb, pwm |
| 39 | P1.2 | 37 | P1.2 | 3 | P1.2 | 44 | P1.2 | ctb.oa0.out | tcpwm3_p[1] | - | - | - | Port 1 Pin 2: gpio, Icd, csd, ctb, pwm |
| 40 | P1.3 | 38 | P1.3 | - | - | 45 | P1.3 | ctb.oa1.out | tcpwm3_n[1] | - | - | - | Port 1 Pin 3: gpio, Icd, csd, ctb, pwm |
| 41 | P1.4 | 39 | P1.4 | - | - | 46 | P1.4 | ctb.oa1.inm | - | - | - | - | Port 1 Pin 4: gpio, lcd, csd, ctb |
| 42 | P1.5 | - | - | - | - | 47 | P1.5 | ctb.oa1.inp | - | - | - | - | Port 1 Pin 5: gpio, Icd, csd, ctb |
| 43 | P1.6 | - | - | - | - | 48 | P1.6 | ctb.oa0.inp_alt | - | - | - | - | Port 1 Pin 6: gpio, Icd, csd |
| 44 | P1.7/VREF | 40 | P1.7VREF | 4 | P1.7NREF | 1 | P1.7NREF | $\underset{\text { ext_vref }}{\text { ctb.oa1.inp_alt }}$ | - | - | - | - | Port 1 Pin 7: gpio, Icd, csd, ext_ref |

Notes:

[^0]PSoC ${ }^{\circledR}$ 4: PSoC 4100 Family
PSoC ${ }^{\circledR}$ 4: PSoC 4100 Family

Figure 5. 48-Pin TQFP Pinout


Figure 6. 44-pin TQFP Part Pinout


Figure 7. 40-Pin QFN Pinout


Figure 8. 35-Ball WLCSP


Figure 9. $28-$-Pin SSOP Pinout


## Power

The following power system diagrams show the minimum set of power supply pins as implemented for PSoC 4100 . The system has one regulator in Active mode for the digital circuitry. There is no analog regulator; the analog circuits run directly from the $V_{\text {DDA }}$ input. There are separate regulators for the Deep Sleep and Hibernate (lowered power supply and retention) modes. There is a separate low-noise regulator for the bandgap. The supply voltage range is 1.71 V to 5.5 V with all functions and circuits operating over that range.

Figure 10. PSoC 4 Power Supply


The PSoC 4100 family allows two distinct modes of power supply operation: Unregulated External Supply, and Regulated External Supply modes.

## Unregulated External Supply

In this mode, PSoC 4100 is powered by an external power supply that can be anywhere in the range of 1.8 V to 5.5 V . This range is also designed for battery-powered operation, for instance, the chip can be powered from a battery system that starts at 3.5 V and works down to 1.8 V . In this mode, the internal regulator of PSoC 4100 supplies the internal logic and the $\mathrm{V}_{\text {CCD }}$ output of the PSoC 4100 must be bypassed to ground via an external Capacitor (in the range of $1 \mu \mathrm{~F}$ to $1.6 \mu \mathrm{~F}$; X5R ceramic or better).
$V_{D D A}$ and $V_{D D D}$ must be shorted together; the grounds, VSSA and $V_{S S}$ must also be shorted together. Bypass capacitors must be used from $V_{D D D}$ to ground, typical practice for systems in this frequency range is to use a capacitor in the $1-\mu \mathrm{F}$ range in parallel with a smaller capacitor ( $0.1 \mu \mathrm{~F}$ for example). Note that these are simply rules of thumb and that, for critical applications, the PCB layout, lead inductance, and the Bypass capacitor parasitic should be simulated to design and obtain optimal bypassing.

Figure 11. 48-TQFP Package Example


Figure 12. 44-TQFP Package Example


| Power Supply | Bypass Capacitors |
| :---: | :--- |
| VDDD-VSS | $0.1 \mu \mathrm{~F}$ ceramic at each pin (C2, C6) plus <br> bulk capacitor 1 to $10 \mu \mathrm{~F}(\mathrm{C} 1)$. Total capac- <br> itance may be greater than $10 \mu \mathrm{~F}$. |
| VDDA-VSSA | $0.1 \mu \mathrm{~F}$ ceramic at pin (C4). Additional <br> $1 \mu \mathrm{~F}$ to $10 \mu \mathrm{~F}(\mathrm{C} 3)$ bulk capacitor. Total <br> capacitance may be greater than $10 \mu \mathrm{~F}$. |
| VCCD-VSS | $1 \mu \mathrm{~F}$ ceramic capacitor at the VCCD pin <br> (C5) |
| VREF-VSSA <br> (optional) | The internal bandgap may be bypassed <br> with a $1 \mu \mathrm{~F}$ to 10 $\mu \mathrm{F}$ capacitor. Total capac- <br> itance may be greater than $10 \mu \mathrm{~F}$. |

Note It is good practice to check the datasheets for your bypass capacitors, specifically the working voltage and the DC bias specifications. With some capacitors, the actual capacitance can decrease considerably when the DC bias ( $\mathrm{V}_{\mathrm{DDA}}, \mathrm{V}_{\mathrm{DDD}}$, or $\mathrm{V}_{\mathrm{CCD}}$ ) is a significant percentage of the rated working voltage. $V_{D D A}$ must be equal to or higher than the $V_{\text {DDD }}$ supply when powering up.

Figure 13. 40-pin QFN Example


Figure 14. 28-SSOP Example


## Regulated External Supply

In this mode, the PSoC 4100 is powered by an external power supply that must be within the range of 1.71 V to $1.89 \mathrm{~V}(1.8$ $\pm 5 \%$ ); note that this range needs to include power supply ripple too. In this mode, VCCD, VDDA, and VDDD pins are all shorted together and bypassed. The internal regulator is disabled in firmware.

## Development Support

The PSoC 4100 family has a rich set of documentation, development tools, and online resources to assist you during your development process. Visit www.cypress.com/go/psoc4 to find out more.

## Documentation

A suite of documentation supports the PSoC 4100 family to ensure that you can find answers to your questions quickly. This section contains a list of some of the key documents.

Software User Guide: A step-by-step guide for using PSoC Creator. The software user guide shows you how the PSoC Creator build process works in detail, how to use source control with PSoC Creator, and much more.

Component Datasheets: The flexibility of PSoC allows the creation of new peripherals (components) long after the device has gone into production. Component data sheets provide all of the information needed to select and use a particular component, including a functional description, API documentation, example code, and AC/DC specifications.
Application Notes: PSoC application notes discuss a particular application of PSoC in depth; examples include brushless DC motor control and on-chip filtering. Application notes often include example projects in addition to the application note document.

Technical Reference Manual: The Technical Reference Manual (TRM) contains all the technical detail you need to use a PSoC device, including a complete description of all PSoC registers. The TRM is available in the Documentation section at www.cypress.com/psoc4.

## Online

In addition to print documentation, the Cypress PSoC forums connect you with fellow PSoC users and experts in PSoC from around the world, 24 hours a day, 7 days a week.

## Tools

With industry standard cores, programming, and debugging interfaces, the PSoC 4100 family is part of a development tool ecosystem. Visit us at www.cypress.com/go/psoccreator for the latest information on the revolutionary, easy to use PSoC Creator IDE, supported third party compilers, programmers, debuggers, and development kits.

## Electrical Specifications

## Absolute Maximum Ratings

Table 1. Absolute Maximum Ratings ${ }^{[1]}$

| Spec ID\# | Parameter | Description | Min | Typ | Max | Units | Details/ <br> Conditions |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| SID1 | V $_{\text {DDD_ABS }}$ | Digital supply relative to $\mathrm{V}_{\text {SSD }}$ | -0.5 | - | 6 | V | Absolute max |
| SID2 | $\mathrm{V}_{\text {CCD_ABS }}$ | Direct digital core voltage input relative <br> to Vssd | -0.5 | - | 1.95 | V | Absolute max |
| SID3 | $\mathrm{V}_{\text {GPIO_ABS }}$ | GPIO voltage | -0.5 | - | $\mathrm{V}_{\mathrm{DD}}+0.5$ | V | Absolute max |
| SID4 | $\mathrm{I}_{\text {GPIO_ABS }}$ | Maximum current per GPIO | -25 | - | 25 | mA | Absolute max |
| SID5 | $\mathrm{I}_{\text {GPIO_injection }}$ | GPIO injection current, Max for $\mathrm{V}_{\text {IH }}>$ <br> $\mathrm{V}_{\text {DDD }}$, and Min for $\mathrm{V}_{\mathrm{IL}}<\mathrm{V}_{\text {SS }}$ | -0.5 | - | 0.5 | mA | Absolute max, current <br> injected per pin |
| BID44 | ESD_HBM | Electrostatic discharge human body <br> model | 2200 | - | - | V |  |
| BID45 | ESD_CDM | Electrostatic discharge charged <br> device model | 500 | - | - | V |  |
| BID46 | LU | Pin current for latch-up | -200 | - | 200 | mA |  |

## Device-Level Specifications

All specifications are valid for $-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq 105^{\circ} \mathrm{C}$ and $\mathrm{TJ} \leq 125^{\circ} \mathrm{C}$, except where noted. Specifications are valid for 1.71 V to 5.5 V , except where noted.

Table 2. DC Specifications

| Spec ID\# | Parameter | Description | Min | Typ | Max | Units | Details/ Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SID53 | $\mathrm{V}_{\mathrm{DD}}$ | Power Supply Input Voltage ( $\mathrm{V}_{\text {DDA }}=$ $V_{D D D}=V_{D D}$ ) | 1.8 | - | 5.5 | V | With regulator enabled |
| SID255 | $\mathrm{V}_{\text {DDD }}$ | Power Supply Input Voltage unregulated | 1.71 | 1.8 | 1.89 | V | Internally unregulated Supply |
| SID54 | $V_{\text {CCD }}$ | Output voltage (for core logic) | - | 1.8 | - | V |  |
| SID55 | CEFC | External Regulator voltage bypass | 1 | 1.3 | 1.6 | $\mu \mathrm{F}$ | X5R ceramic or better |
| SID56 | CEXC | Power supply decoupling capacitor | - | 1 | - | $\mu \mathrm{F}$ | X5R ceramic or better |
| Active Mode, $\mathrm{V}_{\mathrm{DD}}=1.71 \mathrm{~V}$ to 5.5 V. Typical Values measured at $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}$ |  |  |  |  |  |  |  |
| SID9 | IDD4 | Execute from Flash; CPU at 6 MHz | - | - | 2.8 | mA |  |
| SID10 | IDD5 | Execute from Flash; CPU at 6 MHz | - | 2.2 | - | mA | $\mathrm{T}=25^{\circ} \mathrm{C}$ |
| SID12 | IDD7 | Execute from Flash; CPU at 12 MHz , | - | - | 4.2 | mA |  |
| SID13 | IDD8 | Execute from Flash; CPU at 12 MHz | - | 3.7 | - | mA | $\mathrm{T}=25^{\circ} \mathrm{C}$ |
| SID16 | IDD11 | Execute from Flash; CPU at 24 MHz | - | 6.7 | - | mA | $\mathrm{T}=25^{\circ} \mathrm{C}$ |
| SID17 | IDD12 | Execute from Flash; CPU at 24 MHz | - | - | 7.2 | mA |  |
| Sleep Mode, $\mathrm{V}_{\mathrm{DD}}=1.7 \mathrm{~V}$ to 5.5 V |  |  |  |  |  |  |  |
| SID25 | IDD20 | ${ }^{2} \mathrm{C}$ wakeup, WDT, and Comparators on. 6 MHz . | - | 1.3 | 1.8 | mA | $\mathrm{V}_{\mathrm{DD}}=1.71$ to 5.5 V |
| SID25A | IDD20A | $I^{2} \mathrm{C}$ wakeup, WDT, and Comparators on. 12 MHz . | - | 1.7 | 2.2 | mA | $\mathrm{V}_{\mathrm{DD}}=1.71$ to 5.5 V |
| Deep Sleep Mode, $\mathrm{V}_{\mathrm{DD}}=1.8 \mathrm{~V}$ to 3.6 V (Regulator on) |  |  |  |  |  |  |  |
| SID31 | IDD26 | $\mathrm{I}^{2} \mathrm{C}$ wakeup and WDT on. | - | 1.3 | - | $\mu \mathrm{A}$ | $\mathrm{T}=25^{\circ} \mathrm{C}$ |
| SID32 | IDD27 | $1^{2} \mathrm{C}$ wakeup and WDT on. | - | - | 45 | $\mu \mathrm{A}$ | $\mathrm{T}=85^{\circ} \mathrm{C}$ |

Note

1. Usage above the absolute maximum conditions listed in Table 1 may cause permanent damage to the device. Exposure to absolute maximum conditions for extended periods of time may affect device reliability. The maximum storage temperature is $150^{\circ} \mathrm{C}$ in compliance with JEDEC Standard JESD22-A103, High Temperature Storage Life. When used below absolute maximum conditions but above normal operating conditions, the device may not operate to specification.

Table 2. DC Specifications (continued)

| Spec ID\# | Parameter | Description | Min | Typ | Max | Units | Details/ Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Deep Sleep Mode, $\mathrm{V}_{\mathrm{DD}}=3.6 \mathrm{~V}$ to 5.5 V |  |  |  |  |  |  |  |
| SID34 | IDD29 | $\mathrm{I}^{2} \mathrm{C}$ wakeup and WDT on | - | 1.5 | 15 | $\mu \mathrm{A}$ | $\begin{aligned} & \text { Typ at } 25^{\circ} \mathrm{C} \\ & \text { Max at } 85^{\circ} \mathrm{C} \end{aligned}$ |
| Deep Sleep Mode, $\mathrm{V}_{\mathrm{DD}}=1.71 \mathrm{~V}$ to 1.89 V (Regulator bypassed) |  |  |  |  |  |  |  |
| SID37 | IDD32 | $\mathrm{I}^{2} \mathrm{C}$ wakeup and WDT on. | - | 1.7 | - | $\mu \mathrm{A}$ | $\mathrm{T}=25^{\circ} \mathrm{C}$ |
| SID38 | IDD33 | $I^{2} \mathrm{C}$ wakeup and WDT on | - | - | 60 | $\mu \mathrm{A}$ | $\mathrm{T}=85^{\circ} \mathrm{C}$ |
| Deep Sleep Mode, $+105{ }^{\circ} \mathrm{C}$ |  |  |  |  |  |  |  |
| SID33Q | IDD28Q | ${ }^{2} \mathrm{C}$ wakeup and WDT on. Regulator Off. | - | - | 135 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{DD}}=1.71$ to 1.89 |
| SID34Q | IDD29Q | $I^{2} \mathrm{C}$ wakeup and WDT on. | - | - | 180 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{DD}}=1.8$ to 3.6 |
| SID35Q | IDD30Q | $1^{2} \mathrm{C}$ wakeup and WDT on. | - | - | 140 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{DD}}=3.6$ to 5.5 |
| Hibernate Mode, $\mathrm{V}_{\mathrm{DD}}=1.8 \mathrm{~V}$ to 3.6 V (Regulator on) |  |  |  |  |  |  |  |
| SID40 | IDD35 | GPIO and Reset active | - | 150 | - | nA | $\mathrm{T}=25^{\circ} \mathrm{C}$ |
| SID41 | IDD36 | GPIO and Reset active | - | - | 1000 | nA | $\mathrm{T}=85^{\circ} \mathrm{C}$ |
| Hibernate Mode, $\mathrm{V}_{\mathrm{DD}}=3.6 \mathrm{~V}$ to 5.5 V |  |  |  |  |  |  |  |
| SID43 | IDD38 | GPIO and Reset active | - | 150 | - | nA | $\mathrm{T}=25^{\circ} \mathrm{C}$ |
| Hibernate Mode, $\mathrm{V}_{\mathrm{DD}}=1.71 \mathrm{~V}$ to 1.89 V (Regulator bypassed) |  |  |  |  |  |  |  |
| SID46 | IDD41 | GPIO and Reset active | - | 150 | - | nA | $\mathrm{T}=25^{\circ} \mathrm{C}$ |
| SID47 | IDD42 | GPIO and Reset active | - | - | 1000 | nA | $\mathrm{T}=85^{\circ} \mathrm{C}$ |
| Hibernate Mode, $+105{ }^{\circ} \mathrm{C}$ |  |  |  |  |  |  |  |
| SID42Q | IDD37Q | Regulator Off | - | - | 19.4 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{DD}}=1.71$ to 1.89 |
| SID43Q | IDD38Q |  | - | - | 17 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{DD}}=1.8$ to 3.6 |
| SID44Q | IDD39Q |  | - | - | 16 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{DD}}=3.6$ to 5.5 |
| Stop Mode |  |  |  |  |  |  |  |
| SID304 | IDD43A | Stop Mode current; $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}$ | - | 20 | 80 | nA | $\begin{aligned} & \text { Typ at } 25^{\circ} \mathrm{C} \\ & \text { Max at } 85^{\circ} \mathrm{C} \end{aligned}$ |
| Stop Mode, $+105{ }^{\circ} \mathrm{C}$ |  |  |  |  |  |  |  |
| SID304Q | IDD43AQ | Stop Mode current; $\mathrm{V}_{\mathrm{DD}}=3.6 \mathrm{~V}$ | - | - | 5645 | nA |  |
| XRES current |  |  |  |  |  |  |  |
| SID307 | IDD_XR | Supply current while XRES asserted | - | 2 | 5 | mA |  |

Table 3. AC Specifications

| Spec ID\# | Parameter | Description | Min | Typ | Max | Units | Details/ <br> Conditions |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| SID48 | $\mathrm{F}_{\mathrm{CPU}}$ | CPU frequency | DC | - | 24 | MHz | $1.71 \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5$ |
| SID49 | $\mathrm{T}_{\text {SLEEP }}$ | Wakeup from sleep mode | - | 0 | - | $\mu \mathrm{s}$ | Guaranteed by charac- <br> terization |
| SID50 | $\mathrm{T}_{\text {DEEPSLEEP }}$ | Wakeup from Deep Sleep mode | - | - | 25 | $\mu \mathrm{~s}$ | $24-\mathrm{MHz}$ IMO. <br> Guaranteed by charac- <br> terization |
| SID51 | $\mathrm{T}_{\text {HIBERNATE }}$ | Wakeup from Hibernate and Stop <br> modes | - | - | 2 | ms | Guaranteed by charac- <br> terization |
| SID52 | $T_{\text {RESETWIDTH }}$ | External reset pulse width | 1 | - | - | $\mu \mathrm{s}$ | Guaranteed by charac- <br> terization |

GPIO
Table 4. GPIO DC Specifications

| Spec ID\# | Parameter | Description | Min | Typ | Max | Units | Details/ Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SID57 | $\mathrm{V}_{\mathrm{IH}}{ }^{[2]}$ | Input voltage high threshold | $\begin{aligned} & \hline 0.7 \times \\ & V_{D D D} \end{aligned}$ | - | - | V | CMOS Input |
| SID58 | $\mathrm{V}_{\text {IL }}$ | Input voltage low threshold | - | - | $\begin{aligned} & 0.3 \times \\ & V_{\text {DDD }} \end{aligned}$ | V | CMOS Input |
| SID241 | $\mathrm{V}_{1 \mathrm{H}}{ }^{[2]}$ | LVTTL input, $\mathrm{V}_{\text {DDD }}<2.7 \mathrm{~V}$ | $\begin{aligned} & \hline 0.7 \times \\ & V_{D D D} \end{aligned}$ | - | - | V |  |
| SID242 | $\mathrm{V}_{\text {IL }}$ | LVTTL input, $\mathrm{V}_{\text {DDD }}<2.7 \mathrm{~V}$ | - | - | $\begin{aligned} & 0.3 \times \\ & V_{\text {DDD }} \end{aligned}$ | V |  |
| SID243 | $\mathrm{V}_{\mathrm{IH}}{ }^{[2]}$ | LVTTL input, $\mathrm{V}_{\text {DDD }} \geq 2.7 \mathrm{~V}$ | 2.0 | - | - | V |  |
| SID244 | $\mathrm{V}_{\text {IL }}$ | LVTTL input, $\mathrm{V}_{\text {DDD }} \geq 2.7 \mathrm{~V}$ | - | - | 0.8 | V |  |
| SID59 | $\mathrm{V}_{\mathrm{OH}}$ | Output voltage high level | $\begin{aligned} & \mathrm{V}_{\text {DDD }} \\ & -0.6 \end{aligned}$ | - | - | V | $\begin{aligned} & \mathrm{l}_{\mathrm{OH}}=4 \mathrm{~mA} \text { at } \\ & 3-\mathrm{V} \mathrm{~V}_{\mathrm{DDD}} \end{aligned}$ |
| SID60 | $\mathrm{V}_{\mathrm{OH}}$ | Output voltage high level | $\begin{aligned} & \mathrm{V}_{\mathrm{DDD}} \\ & -0.5 \end{aligned}$ | - | - | V | $\begin{aligned} & \mathrm{l}_{\mathrm{OH}}=1 \mathrm{~mA} \text { at } \\ & 1.8-\mathrm{V} \mathrm{~V}_{\mathrm{DDD}} \end{aligned}$ |
| SID61 | $\mathrm{V}_{\mathrm{OL}}$ | Output voltage low level | - | - | 0.6 | V | $\begin{aligned} & \mathrm{l} \mathrm{OL}=4 \mathrm{~mA} \text { at } \\ & 1.8-\mathrm{V} \mathrm{~V}_{\mathrm{DDD}} \end{aligned}$ |
| SID62 | $\mathrm{V}_{\mathrm{OL}}$ | Output voltage low level | - | - | 0.6 | V | $\begin{aligned} & \mathrm{I}_{\mathrm{OL}}=8 \mathrm{~mA} \text { at } 3-\mathrm{V} \\ & \mathrm{~V}_{\mathrm{DDD}} \end{aligned}$ |
| SID62A | $\mathrm{V}_{\mathrm{OL}}$ | Output voltage low level | - | - | 0.4 | V | $\begin{aligned} & \mathrm{I}_{\mathrm{OL}}=3 \mathrm{~mA} \text { at } 3-\mathrm{V} \\ & \mathrm{~V}_{\mathrm{DDD}} \end{aligned}$ |
| SID63 | $\mathrm{R}_{\text {PULLUP }}$ | Pull-up resistor | 3.5 | 5.6 | 8.5 | k $\Omega$ |  |
| SID64 | RPULLDOWN | Pull-down resistor | 3.5 | 5.6 | 8.5 | $\mathrm{k} \Omega$ |  |
| SID65 | $\mathrm{I}_{\text {IL }}$ | Input leakage current (absolute value) | - | - | 2 | nA | $\begin{aligned} & 25^{\circ} \mathrm{C}, \mathrm{~V}_{\mathrm{DDD}}= \\ & 3.0-\mathrm{V} \end{aligned}$ |
| SID65A | IIL_CTBM | Input leakage current (absolute value) for CTBM pins | - | - | 4 | nA |  |
| SID66 | $\mathrm{C}_{\text {IN }}$ | Input capacitance | - | - | 7 | pF |  |
| SID67 | $\mathrm{V}_{\text {HYSTTL }}$ | Input hysteresis LVTTL | 25 | 40 | - | mV | $\mathrm{V}_{\mathrm{DDD}} \geq 2.7 \mathrm{~V}$. Guaranteed by characterization |
| SID68 | $\mathrm{V}_{\text {HYSCMOS }}$ | Input hysteresis CMOS | $\begin{aligned} & 0.05 \times \\ & V_{D D D} \end{aligned}$ | - | - | mV | Guaranteed by characterization |
| SID69 | I DIode | Current through protection diode to $\mathrm{V}_{\mathrm{DD}} /$ Vss | - | - | 100 | $\mu \mathrm{A}$ | Guaranteed by characterization |
| SID69A | ITOT_GPIO | Maximum Total Source or Sink Chip Current | - | - | 200 | mA | Guaranteed by characterization |

## Note

2. $\mathrm{V}_{\mathrm{IH}}$ must not exceed $\mathrm{V}_{\mathrm{DDD}}+0.2 \mathrm{~V}$.

Table 5. GPIO AC Specifications (Guaranteed by Characterization)

| Spec ID\# | Parameter | Description | Min | Typ | Max | Units | Details/ Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SID70 | $\mathrm{T}_{\text {RISEF }}$ | Rise time in fast strong mode | 2 | - | 12 | ns | $\begin{aligned} & \text { 3.3-V V } \mathrm{VDDD} \\ & \text { Cload }=25 \mathrm{pF} \end{aligned}$ |
| SID71 | $\mathrm{T}_{\text {FALLF }}$ | Fall time in fast strong mode | 2 | - | 12 | ns | $\begin{aligned} & \text { 3.3-V V } \mathrm{VDDD} \\ & \text { Cload }=25 \mathrm{pF} \end{aligned}$ |
| SID72 | T RISES | Rise time in slow strong mode | 10 | - | 60 | ns | $\begin{aligned} & 3.3-\mathrm{V} \mathrm{~V}_{\mathrm{DDD}}, \\ & \text { Cload }=25 \mathrm{pF} \end{aligned}$ |
| SID73 | $\mathrm{T}_{\text {FALLS }}$ | Fall time in slow strong mode | 10 | - | 60 | ns | $\begin{aligned} & \text { 3.3-V V } \mathrm{VDDD} \\ & \text { Cload }=25 \mathrm{pF} \end{aligned}$ |
| SID74 | $\mathrm{F}_{\text {GPIOUT1 }}$ | GPIO Fout; $3.3 \mathrm{~V} \leq \mathrm{V}_{\text {DDD }} \leq 5.5 \mathrm{~V}$. Fast strong mode. | - | - | 24 | MHz | 90/10\%, 25-pF load, 60/40 duty cycle |
| SID75 | $\mathrm{F}_{\text {GPIOUT2 }}$ | GPIO Fout; $1.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DDD}} \leq 3.3 \mathrm{~V}$. Fast strong mode. | - | - | 16.7 | MHz | 90/10\%, 25-pF load, 60/40 duty cycle |
| SID76 | $\mathrm{F}_{\text {GPIOUT3 }}$ | GPIO Fout; $3.3 \mathrm{~V} \leq \mathrm{V}_{\text {DDD }} \leq 5.5 \mathrm{~V}$. Slow strong mode. | - | - | 7 | MHz | 90/10\%, 25-pF load, 60/40 duty cycle |
| SID245 | $\mathrm{F}_{\text {GPIOUT4 }}$ | GPIO Fout; $1.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DDD}} \leq 3.3 \mathrm{~V}$. Slow strong mode. | - | - | 3.5 | MHz | 90/10\%, 25-pF load, 60/40 duty cycle |
| SID246 | $\mathrm{F}_{\text {GPIOIN }}$ | GPIO input operating frequency; $1.71 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DDD}} \leq 5.5 \mathrm{~V}$ | - | - | 24 | MHz | 90/10\% V 10 |

XRES
Table 6. XRES DC Specifications

| Spec ID\# | Parameter | Description | Min | Typ | Max | Units | Details/ Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SID77 | $\mathrm{V}_{\mathrm{IH}}$ | Input voltage high threshold | $\begin{aligned} & 0.7 \times \\ & V_{\text {DDD }} \end{aligned}$ | - | - | V | CMOS Input |
| SID78 | $\mathrm{V}_{\text {IL }}$ | Input voltage low threshold | - | - | $\begin{aligned} & 0.3 \times \\ & V_{\text {DDD }} \end{aligned}$ | V | CMOS Input |
| SID79 | $\mathrm{R}_{\text {PULLUP }}$ | Pull-up resistor | 3.5 | 5.6 | 8.5 | $\mathrm{k} \Omega$ |  |
| SID80 | $\mathrm{C}_{\text {IN }}$ | Input capacitance | - | 3 | - | pF |  |
| SID81 | $\mathrm{V}_{\text {HYSXRES }}$ | Input voltage hysteresis | - | 100 | - | mV | Guaranteed by characterization |
| SID82 | Idiode | Current through protection diode to $\mathrm{V}_{\mathrm{DDD}} / \mathrm{V}_{\mathrm{SS}}$ | - | - | 100 | $\mu \mathrm{A}$ | Guaranteed by characterization |

Table 7. XRES AC Specifications

| Spec ID\# | Parameter | Description | Min | Typ | Max | Units | Details/ <br> Conditions |
| :--- | :---: | :--- | :---: | :---: | :---: | :---: | :---: |
| SID83 | $T_{\text {RESETWIDTH }}$ | Reset pulse width | 1 | - | - | $\mu \mathrm{s}$ | Guaranteed by <br> characterization |

## Analog Peripherals

Opamp
Table 8. Opamp Specifications (Guaranteed by Characterization)

| Spec ID\# | Parameter | Description | Min | Typ | Max | Units | Details/ Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\mathrm{I}_{\mathrm{DD}}$ | Opamp block current. No load. | - | - | - | - |  |
| SID269 | $\mathrm{IDD}_{\text {- }}$ HI | Power = high | - | 1100 | 1850 | $\mu \mathrm{A}$ |  |
| SID270 | IDD_MED | Power = medium | - | 550 | 950 | $\mu \mathrm{A}$ |  |
| SID271 | IDD_LOW | Power = low | - | 150 | 350 | $\mu \mathrm{A}$ |  |
|  | GBW | Load $=20 \mathrm{pF}, 0.1 \mathrm{~mA}$. $\mathrm{V}_{\text {DDA }}=2.7 \mathrm{~V}$ | - | - | - | - |  |
| SID272 | GBW_HI | Power = high | 6 | - | - | MHz |  |
| SID273 | GBW_MED | Power = medium | 4 | - | - | MHz |  |
| SID274 | GBW_LO | Power = low | - | 1 | - | MHz |  |
|  | Iout_max | $\mathrm{V}_{\mathrm{DDA}} \geq 2.7 \mathrm{~V}, 500 \mathrm{mV}$ from rail | - | - | - | - |  |
| SID275 | IOUT_MAX_HI | Power = high | 10 | - | - | mA |  |
| SID276 | lout_MAX_MID | Power = medium | 10 | - | - | mA |  |
| SID277 | IOUT_MAX_LO | Power = low | - | 5 | - | mA |  |
|  | IOUT | $\mathrm{V}_{\text {DDA }}=1.71 \mathrm{~V}, 500 \mathrm{mV}$ from rail | - | - | - | - |  |
| SID278 | IOUT_MAX_HI | Power = high | 4 | - | - | mA |  |
| SID279 | lout_MAX_MID | Power = medium | 4 | - | - | mA |  |
| SID280 | IOUT_MAX_LO | Power = low | - | 2 | - | mA |  |
| SID281 | $\mathrm{V}_{\text {IN }}$ | Charge pump on, $\mathrm{V}_{\text {DDA }} \geq 2.7 \mathrm{~V}$ | -0.05 | - | $\mathrm{V}_{\text {DDA }}-0.2$ | V |  |
| SID282 | $\mathrm{V}_{\mathrm{CM}}$ | Charge pump on, $\mathrm{V}_{\text {DDA }} \geq 2.7 \mathrm{~V}$ | -0.05 | - | $\mathrm{V}_{\text {DDA }}-0.2$ | V |  |
|  | $\mathrm{V}_{\text {OUT }}$ | $\mathrm{V}_{\text {DDA }} \geq 2.7 \mathrm{~V}$ | - | - | - |  |  |
| SID283 | V ${ }_{\text {OUT_1 }}$ | Power = high, lload=10 mA | 0.5 | - | $\mathrm{V}_{\text {DDA }}-0.5$ | V |  |
| SID284 | $V_{\text {OUT_2 }}$ | Power = high, lload=1 mA | 0.2 | - | $\mathrm{V}_{\text {DDA }}-0.2$ | V |  |
| SID285 | V ${ }_{\text {OUT_3 }}$ | Power = medium, lload=1 mA | 0.2 | - | $\mathrm{V}_{\text {DDA }}-0.2$ | V |  |
| SID286 | Vout_4 | Power = low, lload=0.1 mA | 0.2 | - | $\mathrm{V}_{\text {DDA }}-0.2$ | V |  |
| SID288 | V ${ }_{\text {S_TR }}$ | Offset voltage, trimmed | 1 | $\pm 0.5$ | 1 | mV | High mode |
| SID288A | V ${ }_{\text {SS_TR }}$ | Offset voltage, trimmed | - | $\pm 1$ | - | mV | Medium mode |
| SID288B | $\mathrm{V}_{\text {OS_TR }}$ | Offset voltage, trimmed | - | $\pm 2$ | - | mV | Low mode |
| SID290 | V ${ }_{\text {OS_DR_TR }}$ | Offset voltage drift, trimmed | -10 | $\pm 3$ | 10 | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ | High mode. $\mathrm{T}_{\mathrm{A}} \leq 85^{\circ} \mathrm{C}$ |
| SID290Q | VOS_DR_TR | Offset voltage drift, trimmed | 15 | $\pm 3$ | 15 | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ | High mode. $\mathrm{T}_{\mathrm{A}} \leq 105^{\circ} \mathrm{C}$ |
| SID290A | VOS_DR_TR | Offset voltage drift, trimmed | - | $\pm 10$ | - | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ | Medium mode |
| SID290B | VOS_DR_TR | Offset voltage drift, trimmed | - | $\pm 10$ | - | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ | Low mode |
| SID291 | CMRR | DC | 70 | 80 | - | dB | $\mathrm{V}_{\text {DDD }}=3.6 \mathrm{~V}$ |
| SID292 | PSRR | At 1 kHz , 100-mV ripple | 70 | 85 | - | dB | $\mathrm{V}_{\text {DDD }}=3.6 \mathrm{~V}$ |
|  | Noise |  | - | - | - | - |  |
| SID293 | $\mathrm{V}_{\mathrm{N} 1}$ | Input referred, $1 \mathrm{~Hz}-1 \mathrm{GHz}$, power = high | - | 94 | - | $\mu \mathrm{Vrms}$ |  |
| SID294 | $\mathrm{V}_{\mathrm{N} 2}$ | Input referred, 1 kHz , power = high | - | 72 | - | nV/rtHz |  |
| SID295 | $\mathrm{V}_{\mathrm{N} 3}$ | Input referred, 10kHz, power = high | - | 28 | - | nV/rtHz |  |
| SID296 | $\mathrm{V}_{\mathrm{N} 4}$ | Input referred, 100kHz, power = high | - | 15 | - | $\mathrm{nV} / \mathrm{rtHz}$ |  |

Table 8. Opamp Specifications (Guaranteed by Characterization) (continued)

| Spec ID\# | Parameter | Description | Min | Typ | Max | Units | Details/ <br> Conditions |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| SID297 | Cload | Stable up to maximum load. Perfor- <br> mance specs at 50 pF. | - | - | 125 | pF |  |
| SID298 | Slew_rate | Cload = 50 pF, Power = High, <br> $V_{\text {DDA }} \geq 2.7 \mathrm{~V}$ | 6 | - | - | $\mathrm{V} / \mu \mathrm{s}$ |  |
| SID299 | T_op_wake | From disable to enable, no external RC <br> dominating | - | 300 | - | $\mu \mathrm{s}$ |  |
| SID299A | OL_GAIN | Open Loop Gain | - | 90 | - | dB | Guaranteed by <br> design |
|  | Comp_mode | Comparator mode; 50-mV drive, <br> Trise = Tfall (approx) | - | - | - |  |  |
| SID300 | TPD1 $^{\text {SID301 }}$ | TPD2 $^{\text {SID302 }}$ | TPD3 $^{\text {Response time; power = high }}$ | Response time; power = medium | - | 150 | - |
| SID303 | Vhyst_op | Response time; power = low | - | 400 | - | ns |  |
|  | Hysteresis | - | 2000 | - | ns |  |  |

## Comparator

Table 9. Comparator DC Specifications

| Spec ID\# | Parameter | Description | Min | Typ | Max | Units | Details/ Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SID85 | V ${ }_{\text {OFFSET2 }}$ | Input offset voltage, Common Mode voltage range from 0 to $\mathrm{V}_{\mathrm{DD}^{-1}}$ | - | - | $\pm 4$ | mV |  |
| SID85A | V ${ }_{\text {OFFSET3 }}$ | Input offset voltage. Ultra low-power mode ( $\mathrm{V}_{\text {DDD }} \geq 2.2 \mathrm{~V}$ for Temp $<0^{\circ} \mathrm{C}$, $V_{D D D} \geq 1.8 \mathrm{~V}$ for Temp $>0^{\circ} \mathrm{C}$ ) | - | $\pm 12$ | - | mV |  |
| SID86 | $\mathrm{V}_{\text {HYST }}$ | Hysteresis when enabled, Common Mode voltage range from 0 to $V_{D D}-1$. | - | 10 | 35 | mV | Guaranteed by characterization |
| SID87 | V ICM1 | Input common mode voltage in normal mode | 0 | - | $\mathrm{V}_{\text {DDD }}-0.1$ | V | Modes 1 and 2. |
| SID247 | $\mathrm{V}_{\text {ICM2 }}$ | Input common mode voltage in low power mode ( $\mathrm{V}_{\mathrm{DDD}} \geq 2.2 \mathrm{~V}$ for Temp < $0^{\circ} \mathrm{C}, \mathrm{V}_{\text {DDD }} \geq 1.8 \mathrm{~V}$ for Temp $>0^{\circ} \mathrm{C}$ ) | 0 | - | $\mathrm{V}_{\text {DDD }}$ | V |  |
| SID247A | $\mathrm{V}_{\text {ICM3 }}$ | Input common mode voltage in ultra low power mode | 0 | - | $\begin{gathered} \mathrm{V}_{\mathrm{DDD}}- \\ 1.15 \end{gathered}$ | V |  |
| SID88 | CMRR | Common mode rejection ratio | 50 | - | - | dB | $\mathrm{V}_{\mathrm{DDD}} \geq 2.7 \mathrm{~V}$. Guaranteed by characterization |
| SID88A | CMRR | Common mode rejection ratio | 42 | - | - | dB | $\mathrm{V}_{\mathrm{DDD}}<2.7 \mathrm{~V}$. Guaranteed by characterization |
| SID89 | ${ }^{\text {CMP1 }}$ | Block current, normal mode | - | - | 400 | $\mu \mathrm{A}$ | Guaranteed by characterization |
| SID248 | $\mathrm{I}_{\text {CMP2 }}$ | Block current, low power mode | - | - | 100 | $\mu \mathrm{A}$ | Guaranteed by characterization |
| SID259 | ${ }^{\text {ICMP3 }}$ | Block current, ultra low power mode $\left(V_{D D D} \geq 2.2 \mathrm{~V}\right.$ for Temp $<0^{\circ} \mathrm{C}$, $V_{\text {DDD }} \geq 1.8 \mathrm{~V}$ for Temp $>0^{\circ} \mathrm{C}$ ) | - | 6 | 28 | $\mu \mathrm{A}$ | Guaranteed by characterization |
| SID90 | $\mathrm{Z}_{\text {CMP }}$ | DC input impedance of comparator | 35 | - | - | M ת | Guaranteed by characterization |

Table 10. Comparator AC Specifications
(Guaranteed by Characterization)

| Spec ID\# | Parameter | Description | Min | Typ | Max | Units | Details/Conditions |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: | :--- |
| SID91 | $\mathrm{T}_{\text {RESP1 }}$ | Response time, normal mode | - | - | 110 | ns | $50-\mathrm{mV}$ overdrive |
| SID258 | $\mathrm{T}_{\text {RESP2 }}$ | Response time, low power mode | - | - | 200 | ns | $50-\mathrm{mV}$ overdrive |
| SID92 | $\mathrm{T}_{\text {RESP3 }}$ | Response time, ultra low power mode <br> $\left(\mathrm{V}_{\text {DDD }} \geq 2.2 \mathrm{~V}\right.$ for Temp $<0^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DDD}} \geq$ <br> 1.8 V for Temp $\left.>0^{\circ} \mathrm{C}\right)$ | - | - | 15 | $\mu \mathrm{~s}$ | $200-\mathrm{mV}$ overdrive |
|  |  |  |  |  |  |  |  |

## Temperature Sensor

## Table 11. Temperature Sensor Specifications

| Spec ID\# | Parameter | Description | Min | Typ | Max | Units | Details/Conditions |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SID93 | $\mathrm{T}_{\text {SENSACC }}$ | Temperature sensor accuracy | -5 | $\pm 1$ | +5 | ${ }^{\circ} \mathrm{C}$ | -40 to $+85^{\circ} \mathrm{C}$ |

SAR ADC
Table 12. SAR ADC DC Specifications

| Spec ID\# | Parameter | Description | Min | Typ | Max | Units | Details/Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SID94 | A_RES | Resolution | - | - | 12 | bits |  |
| SID95 | A_CHNIS_S | Number of channels - single ended | - | - | 8 |  | 8 full speed |
| SID96 | A-CHNKS_D | Number of channels - differential | - | - | 4 |  | Diff inputs use neighboring I/O |
| SID97 | A-MONO | Monotonicity | - | - | - |  | Yes. Based on characterization |
| SID98 | A_GAINERR | Gain error | - | - | $\pm 0.1$ | \% | With external reference. Guaranteed by characterization |
| SID99 | A_OFFSET | Input offset voltage | - | - | 2 | mV | Measured with 1-V $\mathrm{V}_{\text {REF }}$ Guaranteed by characterization |
| SID100 | A_ISAR | Current consumption | - | - | 1 | mA |  |
| SID101 | A_VINS | Input voltage range - single ended | $\mathrm{V}_{S S}$ | - | $\mathrm{V}_{\text {DDA }}$ | V | Based on device characterization |
| SID102 | A_VIND | Input voltage range - differential | $\mathrm{V}_{\text {SS }}$ | - | $V_{\text {DDA }}$ | V | Based on device characterization |
| SID103 | A_INRES | Input resistance | - | - | 2.2 | $\mathrm{K} \Omega$ | Based on device characterization |
| SID104 | A_INCAP | Input capacitance | - | - | 10 | pF | Based on device characterization |
| SID106 | A_PSRR | Power supply rejection ratio | 70 | - | - | dB |  |
| SID107 | A_CMRR | Common mode rejection ratio | 66 | - | - | dB | Measured at 1 V |
| SID111 | A_INL | Integral non linearity | -1.7 | - | +2 | LSB | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=1.71 \text { to } 5.5, \\ & 806 \mathrm{ksps}, \mathrm{~V}_{\mathrm{REF}}=1 \text { to } \\ & 5.5 . \end{aligned}$ |
| SID111A | A_INL | Integral non linearity | -1.5 | - | +1.7 | LSB | $V_{\text {DDD }}=1.71$ to 3.6, $806 \mathrm{ksps}, \mathrm{V}_{\mathrm{REF}}=$ 1.71 to $V_{\text {DDD }}$. |

Table 12. SAR ADC DC Specifications (continued)

| Spec ID\# | Parameter | Description | Min | Typ | Max | Units | Details/Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SID111B | A_INL | Integral non linearity | -1.5 | - | +1.7 | LSB | $\begin{aligned} & \mathrm{V}_{\mathrm{DDD}}=1.71 \text { to } 5.5, \\ & 500 \mathrm{ksps}, \mathrm{~V}_{\mathrm{REF}}=1 \text { to } \\ & 5.5 . \end{aligned}$ |
| SID112 | A_DNL | Differential non linearity | -1 | - | +2.2 | LSB | $\begin{aligned} & \mathrm{V}_{\mathrm{DDD}}=1.71 \text { to } 5.5, \\ & 806 \mathrm{ksps}, \mathrm{~V}_{\mathrm{REF}}=1 \text { to } \\ & 5.5 . \end{aligned}$ |
| SID112A | A_DNL | Differential non linearity | -1 | - | +2 | LSB | $\mathrm{V}_{\mathrm{DDD}}=1.71$ to 3.6, $806 \mathrm{ksps}, \mathrm{V}_{\mathrm{REF}}=$ 1.71 to $V_{\text {DDD }}$. |
| SID112B | A_DNL | Differential non linearity | -1 | - | +2.2 | LSB | $\begin{aligned} & \mathrm{V}_{\mathrm{DDD}}=1.71 \text { to } 5.5, \\ & 500 \mathrm{ksps}, \mathrm{~V}_{\mathrm{REF}}=1 \text { to } \\ & 5.5 . \end{aligned}$ |

Table 13. SAR ADC AC Specifications (Guaranteed by Characterization)

| Spec ID\# | Parameter | Description | Min | Typ | Max | Units | Details/Conditions |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| SID108 | A_SAMP_1 | Sample rate with external reference <br> bypass cap | - | - | 806 | ksps |  |
| SID108A | A_SAMP_2 | Sample rate with no bypass cap. <br> Reference $=V_{\text {DD }}$ | - | - | 500 | ksps |  |
| SID108B | A_SAMP_3 | Sample rate with no bypass cap. <br> Internal reference | - | - | 100 | ksps |  |
| SID109 | A_SNDR | Signal-to-noise and distortion ratio <br> (SINAD) | 65 | - | - | dB | $\mathrm{F}_{\mathrm{IN}}=10 \mathrm{kHz}$ |
| SID113 | A_THD | Total harmonic distortion | - | - | -65 | dB | $\mathrm{~F}_{\text {IN }}=10 \mathrm{kHz}$. |

CSD
Table 14. CSD Specifications

| Spec ID\# | Parameter | Description | Min | Typ | Max | Units | Details/ Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SID.CSD\#16 | IDAC1IDD | IDAC1 (8 bits) block current | - | - | 1125 | $\mu \mathrm{A}$ |  |
| SID.CSD\#17 | IDAC2IDD | IDAC2 (7 bits) block current | - | - | 1125 | $\mu \mathrm{A}$ |  |
| SID308 | VCSD | Voltage range of operation | 1.71 | - | 5.5 | V |  |
| SID308A | VCOMPIDAC | Voltage compliance range of IDAC for S0 | 0.8 | - | $\mathrm{V}_{\mathrm{DD}}-0.8$ | V |  |
| SID309 | IDAC1 | DNL for 8-bit resolution | -1 | - | 1 | LSB |  |
| SID310 | IDAC1 | INL for 8-bit resolution | -3 | - | 3 | LSB |  |
| SID311 | IDAC2 | DNL for 7-bit resolution | -1 | - | 1 | LSB |  |
| SID312 | IDAC2 | INL for 7-bit resolution | -3 | - | 3 | LSB |  |
| SID313 | SNR | Ratio of counts of finger to noise, 0.1-pF sensitivity | 5 | - | - | Ratio | Capacitance range of 9 to 35 pF , <br> 0.1-pF sensitivity |
| SID314 | IDAC1_CRT1 | Output current of IDAC1 (8 bits) in High range | - | 612 | - | uA |  |
| SID314A | IDAC1_CRT2 | Output current of IDAC1 (8 bits) in Low range | - | 306 | - | uA |  |
| SID315 | IDAC2_CRT1 | Output current of IDAC2 (7 bits) in High range | - | 304.8 | - | uA |  |
| SID315A | IDAC2_CRT2 | Output current of IDAC2 (7 bits) in Low range | - | 152.4 | - | uA |  |
| SID320 | IDACOFFSET | All zeroes input | - | - | $\pm 1$ | LSB |  |
| SID321 | IDACGAIN | Full-scale error less offset | - | - | $\pm 10$ | \% |  |
| SID322 | IDACMISMATCH | Mismatch between IDACs | - | - | 7 | LSB |  |
| SID323 | IDACSET8 | Settling time to 0.5 LSB for 8-bit IDAC | - | - | 10 | $\mu \mathrm{s}$ | Full-scale transition. No external load. |
| SID324 | IDACSET7 | Settling time to 0.5 LSB for 7-bit IDAC | - | - | 10 | $\mu \mathrm{s}$ | Full-scale transition. No external load. |
| SID325 | CMOD | External modulator capacitor | - | 2.2 | - | nF | 5-V rating, X7R or NPO cap. |

## Digital Peripherals

The following specifications apply to the Timer/Counter/PWM peripheral in timer mode.
Timer/Counter/PWM
Table 15. TCPWM Specifications
(Guaranteed by Characterization)

| Spec ID | Parameter | Description | Min | Typ | Max | Units | Details/Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SID.TCPWM. 1 | ITCPWM1 | Block current consumption at 3 MHz | - | - | 45 | $\mu \mathrm{A}$ | All modes (TCPWM) |
| SID.TCPWM. 2 | ITCPWM2 | Block current consumption at 12 MHz | - | - | 155 | $\mu \mathrm{A}$ | All modes (TCPWM) |
| SID.TCPWM.2A | ITCPWM3 | Block current consumption at 48 MHz | - | - | 650 | $\mu \mathrm{A}$ | All modes (TCPWM) |
| SID.TCPWM. 3 | TCPWMFREQ | Operating frequency | - | - | Fc | MHz | Fc max = Fcpu. Maximum $=24 \mathrm{MHz}$ |
| SID.TCPWM. 4 | TPWMENEXT | Input Trigger Pulse Width for all Trigger Events | 2/Fc | - | - | ns | Trigger events can be Stop Start, Reload, Count, Capture, or Kill depending on which mode of operation is selected. |
| SID.TCPWM. 5 | TPWMEXT | Output Trigger Pulse widths | 2/Fc | - | - | ns | Minimum possible width of Overflow, Underflow, and CC (Counter equals Compare value) trigger outputs |
| SID.TCPWM.5A | TCRES | Resolution of Counter | 1/Fc | - | - | ns | Minimum time between successive counts |
| SID.TCPWM.5B | PWMRES | PWM Resolution | 1/Fc | - | - | ns | Minimum pulse width of PWM Output |
| SID.TCPWM.5C | QRES | Quadrature inputs resolution | 1/Fc | - | - | ns | Minimum pulse width between Quadrature phase inputs. |

$1^{2} C$
Table 16. Fixed $\mathrm{I}^{2} \mathrm{C}$ DC Specifications (Guaranteed by Characterization)

| Spec ID | Parameter | Description | Min | Typ | Max | Units | Details/Conditions |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| SID149 | $\mathrm{I}_{12 \mathrm{C} 1}$ | Block current consumption at 100 kHz | - | - | 50 | $\mu \mathrm{~A}$ |  |
| SID150 | $\mathrm{I}_{12 \mathrm{C} 2}$ | Block current consumption at 400 kHz | - | - | 135 | $\mu \mathrm{~A}$ |  |
| SID151 | $\mathrm{I}_{2 \mathrm{C} 3}$ | Block current consumption at 1 Mbps | - | - | 310 | $\mu \mathrm{~A}$ |  |
| SID152 | $\mathrm{I}_{12 \mathrm{C} 4}$ | $\mathrm{I}^{2}$ C enabled in Deep Sleep mode | - | - | 1.4 | $\mu \mathrm{~A}$ |  |

Table 17. Fixed $\mathrm{I}^{2} \mathrm{C}$ AC Specifications (Guaranteed by Characterization)

| Spec ID | Parameter | Description | Min | Typ | Max | Units | Details/Conditions |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| SID153 | $\mathrm{F}_{12 \mathrm{C} 1}$ | Bit rate | - | - | 1 | Mbps |  |

## LCD Direct Drive

Table 18. LCD Direct Drive DC Specifications (Guaranteed by Characterization)

| Spec ID | Parameter | Description | Min | Typ | Max | Units | Details/Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SID154 | ILCDLOW | Operating current in low power mode | - | 5 | - | $\mu \mathrm{A}$ | $16 \times 4$ small segment disp. at 50 Hz |
| SID155 | CLCDCAP | LCD capacitance per segment/common driver | - | 500 | 5000 | pF | Guaranteed by Design |
| SID156 | LCD ${ }_{\text {OFFSET }}$ | Long-term segment offset | - | 20 | - | mV |  |
| SID157 | LCDOP1 | PWM Mode current. 5-V bias. $24-\mathrm{MHz}$ IMO. $25^{\circ} \mathrm{C}$ | - | 0.6 | - | mA | $\begin{aligned} & 32 \times 4 \text { segments. } \\ & 50 \mathrm{~Hz} \end{aligned}$ |
| SID158 | LLCDOP2 | PWM Mode current. 3.3-V bias. 24-MHz IMO. $25^{\circ} \mathrm{C}$ | - | 0.5 | - | mA | $\begin{aligned} & 32 \times 4 \text { segments. } \\ & 50 \mathrm{~Hz} \end{aligned}$ |

Table 19. LCD Direct Drive AC Specifications (Guaranteed by Characterization)

| Spec ID | Parameter | Description | Min | Typ | Max | Units | Details/Conditions |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| SID159 | $F_{\text {LCD }}$ | LCD frame rate | 10 | 50 | 150 | Hz |  |

Table 20. Fixed UART DC Specifications (Guaranteed by Characterization)

| Spec ID | Parameter | Description | Min | Typ | Max | Units | Details/Conditions |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| SID160 | IUART1 | Block current consumption at 100 Kbps | - | - | 55 | $\mu \mathrm{~A}$ |  |
| SID161 | $I_{\text {UART2 }}$ | Block current consumption at 1000 Kbps | - | - | 312 | $\mu \mathrm{~A}$ |  |

Table 21. Fixed UART AC Specifications (Guaranteed by Characterization)

| Spec ID | Parameter | Description | Min | Typ | Max | Units | Details/Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SID162 | $F_{\text {UART }}$ | Bit rate | - | - | 1 | Mbps |  |

SPI Specifications
Table 22. Fixed SPI DC Specifications (Guaranteed by Characterization)

| Spec ID | Parameter | Description | Min | Typ | Max | Units | Details/Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SID163 | ISPI1 | Block current consumption at 1 Mbps | - | - | 360 | $\mu \mathrm{A}$ |  |
| SID164 | ISPI2 | Block current consumption at 4 Mbps | - | - | 560 | $\mu \mathrm{A}$ |  |
| SID165 | ISPI3 | Block current consumption at 8 Mbps | - | - | 600 | $\mu \mathrm{A}$ |  |

Table 23. Fixed SPI AC Specifications (Guaranteed by Characterization)

| Spec ID | Parameter | Description | Min | Typ | Max | Units | Details/Conditions |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| SID166 | $F_{\text {SPI }}$ | SPI operating frequency (master; 6X <br> oversampling) | - | - | 4 | MHz |  |

Table 24. Fixed SPI Master Mode AC Specifications (Guaranteed by Characterization)

| Spec ID | Parameter | Description | Min | Typ | Max | Units | Details/Conditions |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| SID167 | $\mathrm{T}_{\text {DMO }}$ | MOSI valid after Sclock driving edge | - | - | 15 | ns |  |
| SID168 | $\mathrm{T}_{\text {DSI }}$ | MISO valid before Sclock capturing <br> edge. Full clock, late MISO Sampling <br> used | 20 | - | - | ns |  |
| SID169 | $\mathrm{T}_{\text {HMO }}$ | Previous MOSI data hold time with <br> respect to capturing edge at Slave | 0 | - | - | ns |  |

Table 25. Fixed SPI Slave Mode AC Specifications (Guaranteed by Characterization)

| Spec ID | Parameter | Description | Min | Typ | Max | Units | Details/Conditions |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| SID170 | $\mathrm{T}_{\text {DMI }}$ | MOSI valid before Sclock capturing edge | 40 | - | - | ns |  |
| SID171 | $\mathrm{T}_{\text {DSO }}$ | MISO valid after Sclock driving edge | - | - | $42+3 \times$ <br> Tscbclk | ns |  |
| SID171A | $\mathrm{T}_{\text {DSO_ext }}$ | MISO valid after Sclock driving edge in <br> Ext. Clock mode | - | - | 48 | ns |  |
| SID172 | $\mathrm{T}_{\text {HSO }}$ | Previous MISO data hold time | 0 | - | - | ns |  |
| SID172A | $\mathrm{T}_{\text {SSELSCK }}$ | SSEL Valid to first SCK Valid edge | 100 | - | - | ns |  |

## Memory

Table 26. Flash DC Specifications

| Spec ID | Parameter | Description | Min | Typ | Max | Units | Details/Conditions |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| SID173 | $V_{\text {PE }}$ | Erase and program voltage | 1.71 | - | 5.5 | V |  |

Table 27. Flash AC Specifications

| Spec ID | Parameter | Description | Min | Typ | Max | Units | Details/Conditions |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| SID174 | $\mathrm{T}_{\text {ROWWRITE }^{[3]}}$ | Row (block) write time (erase and <br> program) | - | - | 20 | ms | Row (block) $=128$ bytes |
| SID175 | $\mathrm{T}_{\text {ROWERASE }}{ }^{[3]}$ | Row erase time | - | - | 13 | ms |  |
| SID176 | $\mathrm{T}_{\text {ROWPROGRAM }}{ }^{[3]}$ | Row program time after erase | - | - | 7 | ms |  |
| SID178 | $\mathrm{T}_{\text {BULKERASE }{ }^{[3]}}$ | Bulk erase time $(32 \mathrm{~KB})$ | - | - | 35 | ms |  |
| SID180 | $\mathrm{T}_{\text {DEVPROG }^{[3]}}$ | Total device program time | - | - | 7 | seconds | Guaranteed by charac- <br> terization |
| SID181 | $\mathrm{F}_{\text {END }}$ | Flash endurance | 100 K | - | - | cycles | Guaranteed by charac- <br> terization |
| SID182 | $\mathrm{F}_{\text {RET }}$ | Flash retention. $\mathrm{T}_{\mathrm{A}} \leq 55^{\circ} \mathrm{C}, 100 \mathrm{~K}$ <br> P/E cycles | 20 | - | - | years | Guaranteed by charac- <br> terization |
| SID182A |  | Flash retention. $\mathrm{T}_{\mathrm{A}} \leq 85^{\circ} \mathrm{C}, 10 \mathrm{~K}$ <br> P/E cycles | 10 | - | - | years | Guaranteed by charac- <br> terization |
| SID182B | $\mathrm{F}_{\text {RETQ }}$ | Flash retention. $\mathrm{T}_{\mathrm{A}} \leq 105^{\circ} \mathrm{C}, 10 \mathrm{~K}$ <br> P/E cycles, $\leq$ three years at TA $\geq$ <br> $85{ }^{\circ} \mathrm{C}$ | 10 | - | 20 | years | Guaranteed by charac- <br> terization |

## System Resources

Power-on-Reset (POR) with Brown Out
Table 28. Imprecise Power On Reset (IPOR)

| Spec ID | Parameter | Description | Min | Typ | Max | Units | Details/Conditions |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| SID185 | $V_{\text {RISEIPOR }}$ | Rising trip voltage | 0.80 | - | 1.45 | V | Guaranteed by character- <br> ization |
| SID186 | $V_{\text {FALLIPOR }}$ | Falling trip voltage | 0.75 | - | 1.4 | V | Guaranteed by character- <br> ization |
| SID187 | $V_{\text {IPORHYST }}$ | Hysteresis | 15 | - | 200 | mV | Guaranteed by character- <br> ization |

Table 29. Precise Power On Reset (POR)

| Spec ID | Parameter | Description | Min | Typ | Max | Units | Details/Conditions |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| SID190 | $V_{\text {FALLPPOR }}$ | BOD trip voltage in active and <br> sleep modes | 1.64 | - | - | V | Full functionality between <br> 1.71 V and BOD trip <br> voltage is guaranteed by <br> characterization |
| SID192 | $V_{\text {FALLDPSLP }}$ | BOD trip voltage in Deep Sleep | 1.4 | - | - | V | Guaranteed by character- <br> ization |
| BID55 | Svdd | Maximum power supply ramp <br> rate | - | - | 67 | $\mathrm{kV} / \mathrm{sec}$ |  |

## Note

3. It can take as much as 20 milliseconds to write to Flash. During this time the device should not be Reset, or Flash operations will be interrupted and cannot be relied on to have completed. Reset sources include the XRES pin, software resets, CPU lockup states and privilege violations, improper power supply levels, and watchdogs. Make certain that these are not inadvertently activated.

Voltage Monitors
Table 30. Voltage Monitors DC Specifications

| Spec ID | Parameter | Description | Min | Typ | Max | Units | Details/Conditions |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| SID195 | $\mathrm{V}_{\text {LVI1 }}$ | LVI_A/D_SEL[3:0] $=0000 \mathrm{~b}$ | 1.71 | 1.75 | 1.79 | V |  |
| SID196 | $\mathrm{V}_{\text {LVI2 }}$ | LVI_A/D_SEL[3:0] $=0001 \mathrm{~b}$ | 1.76 | 1.80 | 1.85 | V |  |
| SID197 | $\mathrm{V}_{\text {LVI3 }}$ | LVI_A/D_SEL[3:0] $=0010 \mathrm{~b}$ | 1.85 | 1.90 | 1.95 | V |  |
| SID198 | $\mathrm{V}_{\text {LVI4 }}$ | LVI_A/D_SEL[3:0] $=0011 \mathrm{~b}$ | 1.95 | 2.00 | 2.05 | V |  |
| SID199 | $\mathrm{V}_{\text {LVI5 }}$ | LVI_A/D_SEL[3:0] $=0100 \mathrm{~b}$ | 2.05 | 2.10 | 2.15 | V |  |
| SID200 | $\mathrm{V}_{\text {LVI6 }}$ | LVI_A/D_SEL[3:0] $=0101 \mathrm{~b}$ | 2.15 | 2.20 | 2.26 | V |  |
| SID201 | $\mathrm{V}_{\text {LVI7 }}$ | LVI_A/D_SEL[3:0] $=0110 \mathrm{~b}$ | 2.24 | 2.30 | 2.36 | V |  |
| SID202 | $\mathrm{V}_{\text {LVI8 }}$ | LVI_A/D_SEL[3:0] $=0111 \mathrm{~b}$ | 2.34 | 2.40 | 2.46 | V |  |
| SID203 | $\mathrm{V}_{\text {LVI9 }}$ | LVI_A/D_SEL[3:0] $=1000 \mathrm{~b}$ | 2.44 | 2.50 | 2.56 | V |  |
| SID204 | $\mathrm{V}_{\text {LVI10 }}$ | LVI_A/D_SEL[3:0] $=1001 \mathrm{~b}$ | 2.54 | 2.60 | 2.67 | V |  |
| SID205 | $\mathrm{V}_{\text {LVI11 }}$ | LVI_A/D_SEL[3:0] $=1010 \mathrm{~b}$ | 2.63 | 2.70 | 2.77 | V |  |
| SID206 | $\mathrm{V}_{\text {LVI12 }}$ | LVI_A/D_SEL[3:0] $=1011 \mathrm{~b}$ | 2.73 | 2.80 | 2.87 | V |  |
| SID207 | $\mathrm{V}_{\text {LVI13 }}$ | LVI_A/D_SEL[3:0] $=1100 \mathrm{~b}$ | 2.83 | 2.90 | 2.97 | V |  |
| SID208 | $\mathrm{V}_{\text {LVI14 }}$ | LVI_A/D_SEL[3:0] $=1101 \mathrm{~b}$ | 2.93 | 3.00 | 3.08 | V |  |
| SID209 | $\mathrm{V}_{\text {LVI15 }}$ | LVI_A/D_SEL[3:0] $=1110 \mathrm{~b}$ | 3.12 | 3.20 | 3.28 | V |  |
| SID210 | $\mathrm{V}_{\text {LVI16 }}$ | LVI_A/D_SEL[3:0] $=1111 \mathrm{~b}$ | 4.39 | 4.50 | 4.61 | V |  |
| SID211 | LVI_IDD | Block current | - | - | 100 | $\mu \mathrm{~A}$ | Guaranteed by <br> characterization |

Table 31. Voltage Monitors AC Specifications

| Spec ID | Parameter | Description | Min | Typ | Max | Units | Details/Conditions |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| SID212 | $\mathrm{T}_{\text {MONTRIP }}$ | Voltage monitor trip time | - | - | 1 | $\mu \mathrm{~s}$ | Guaranteed by <br> characterization |

SWD Interface
Table 32. SWD Interface Specifications

| Spec ID | Parameter | Description | Min | Typ | Max | Units | Details/Conditions |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| SID213 | F_SWDCLK1 | $3.3 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}$ | - | - | 14 | MHz | SWDCLK <br> clock frequency |
| SID214 | F_SWDCLK2 | $1.71 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 3.3 \mathrm{~V}$ | - | - | 7 | MHz | SWDCLK $\leq 1 / 3$ CPU <br> clock frequency |
| SID215 | T_SWDI_SETUP | $\mathrm{T}=1 / \mathrm{f}$ SWDCLK | $0.25^{*} \mathrm{~T}$ | - | - | ns | Guaranteed by <br> characterization |
| SID216 | T_SWDI_HOLD | $\mathrm{T}=1 / \mathrm{f}$ SWDCLK | $0.25^{*} \mathrm{~T}$ | - | - | ns | Guaranteed by <br> characterization |
| SID217 | T_SWDO_VALID | $\mathrm{T}=1 / \mathrm{f}$ SWDCLK | - | - | $0.5^{*} \mathrm{~T}$ | ns | Guaranteed by <br> characterization |
| SID217A | T_SWDO_HOLD | $\mathrm{T}=1 / \mathrm{f}$ SWDCLK | 1 | - | - | ns | Guaranteed by <br> characterization |

Internal Main Oscillator
Table 33. IMO DC Specifications (Guaranteed by Design)

| Spec ID | Parameter | Description | Min | Typ | Max | Units | Details/Conditions |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| SID218 | IIMO1 $^{\text {IMO operating current at } 48 \mathrm{MHz}}$ | - | - | 1000 | $\mu \mathrm{~A}$ |  |  |
| SID219 | $\mathrm{I}_{\text {IMO2 }}$ | IMO | IMO operating current at 24 MHz | - | - | 325 | $\mu \mathrm{~A}$ |
| SID220 | $\mathrm{I}_{\text {IMO3 }}$ | IMO operating current at 12 MHz | - | - | 225 | $\mu \mathrm{~A}$ |  |
| SID221 | $\mathrm{I}_{\text {IMO4 }}$ | IMO operating current at 6 MHz | - | - | 180 | $\mu \mathrm{~A}$ |  |
| SID222 | $\mathrm{I}_{\text {IMO5 }}$ | IMO operating current at 3 MHz | - | - | 150 | $\mu \mathrm{~A}$ |  |

Table 34. IMO AC Specifications

| Spec ID | Parameter | Description | Min | Typ | Max | Units | Details/Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SID223 | $\mathrm{F}_{\text {IMOTOL1 }}$ | Frequency variation from 3 to 48 MHz | - | - | $\pm 2$ | \% | $\pm 3 \%$ if $\mathrm{T}_{\mathrm{A}}>85^{\circ} \mathrm{C}$ and IMO frequency < 24 MHz |
| SID226 | TSTARTIMO | IMO startup time | - | - | 12 | $\mu \mathrm{s}$ |  |
| SID227 | TJITRMSIMO1 | RMS Jitter at 3 MHz | - | 156 | - | ps |  |
| SID228 | TJITRMSIMO2 | RMS Jitter at 24 MHz | - | 145 | - | ps |  |
| SID229 | TJITRMSIMO3 | RMS Jitter at 48 MHz | - | 139 | - | ps |  |

## Internal Low-Speed Oscillator

Table 35. ILO DC Specifications (Guaranteed by Design)

| Spec ID | Parameter | Description | Min | Typ | Max | Units | Details/Conditions |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: | :--- |
| SID231 | IILO1 $^{\text {ILO }}$ | ILO operating current at 32 kHz | - | 0.3 | 1.05 | $\mu \mathrm{~A}$ | Guaranteed by <br> Characterization |
| SID233 | IILOLEAK | ILO leakage current | - | 2 | 15 | nA | Guaranteed by <br> Design |

Table 36. ILO AC Specifications

| Spec ID | Parameter | Description | Min | Typ | Max | Units | Details/Conditions |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| SID234 | T STARTILO1 | ILO startup time | - | - | 2 | ms | Guaranteed by charac- <br> terization |
| SID236 | T ILODUTY | ILO duty cycle | 40 | 50 | 60 | $\%$ | Guaranteed by charac- <br> terization |
| SID237 | FIIOTRIM1 | 32 kHz trimmed frequency | 15 | 32 | 50 | kHz | Max ILO frequency is <br> 70 kHz if $\mathrm{T}_{\mathrm{A}}>855^{\circ} \mathrm{C}$ |

Table 37. External Clock Specifications

| Spec ID | Parameter | Description | Min | Typ | Max | Units | Details/Conditions |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| SID305 | ExtClkFreq | External Clock input Frequency | 0 | - | 24 | MHz | Guaranteed by <br> characterization |
| SID306 | ExtClkDuty | Duty cycle; Measured at $\mathrm{V}_{\mathrm{DD} / 2}$ | 45 | - | 55 | $\%$ | Guaranteed by <br> characterization |

Table 38. Block Specs

| Spec ID | Parameter | Description | Min | Typ | Max | Units | Details/Conditions |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| SID257 | TWS24 $^{*}$ | Number of wait states at 24 MHz | 0 | - | - |  | CPU execution from <br> Flash. Guaranteed by <br> characterization |
| SID260 | $V_{\text {REFSAR }}$ | Trimmed internal reference to SAR | -1 | - | +1 | $\%$ | Percentage of Vbg <br> (1.024 V). Guaranteed <br> by characterization |
| SID262 | $T_{\text {CLKSWITCH }}$ | Clock switching from clk1 to clk2 in <br> clk1 periods | 3 | - | 4 | Periods | Guaranteed by design |

## Ordering Information

The PSoC 4100 part numbers and features are listed in the following table.

Table 39. PSoC 4100 Family Ordering Information

|  | $\sum_{\Sigma}^{\mathbf{n}}$ | Features |  |  |  |  |  |  |  |  |  |  |  | Package |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Max CPU Speed (MHz) | $\begin{aligned} & \bar{m} \\ & \underline{y} \\ & \bar{y} \\ & \frac{\tilde{\pi}}{\underline{\amalg}} \end{aligned}$ |  | $\stackrel{\text { @ }}{\mathrm{O}}$ |  |  |  |  |  |  | $\begin{aligned} & \text { n } \\ & \text { U } \\ & \frac{0}{0} \\ & \text { } \\ & \text { U } \end{aligned}$ | $\frac{0}{0}$ | Q 认 ヘ N | $\begin{aligned} & 0 \\ & 0 \\ & 0 \\ & 3 \\ & j \\ & i \end{aligned}$ | $\begin{aligned} & z \\ & \mathbf{U} \\ & \mathbf{O} \\ & \dot{O} \end{aligned}$ |  | $\begin{aligned} & \stackrel{0}{\square} \\ & \stackrel{1}{0} \\ & \underset{\sim}{\infty} \\ & \hline \end{aligned}$ |
| $\frac{\mathrm{O}}{\mathrm{r}}$ | CY8C4124PVI-432 | 24 | 16 | 4 | - | 1 | - | - | 806 ksps | 2 | 4 | 2 | 24 | $\checkmark$ |  |  |  |  |
|  | CY8C4124PVI-442 | 24 | 16 | 4 | - | 1 | $\checkmark$ | $\checkmark$ | 806 ksps | 2 | 4 | 2 | 24 | $\checkmark$ |  |  |  |  |
|  | CY8C4124PVQ-432 | 24 | 16 | 4 | - | 1 | - | - | 806 ksps | 2 | 4 | 2 | 24 | $\checkmark$ |  |  |  |  |
|  | CY8C4124PVQ-442 | 24 | 16 | 4 | - | 1 | $\checkmark$ | $\checkmark$ | 806 ksps | 2 | 4 | 2 | 24 | $\checkmark$ |  |  |  |  |
|  | CY8C4124FNI-443 | 24 | 16 | 4 | - | 2 | $\checkmark$ | $\checkmark$ | 806 ksps | 2 | 4 | 2 | 31 |  | $\checkmark$ |  |  |  |
|  | CY8C4124LQI-443 | 24 | 16 | 4 | - | 2 | $\checkmark$ | $\checkmark$ | 806 ksps | 2 | 4 | 2 | 34 |  |  | $\checkmark$ |  |  |
|  | CY8C4124AXI-443 | 24 | 16 | 4 | - | 2 | $\checkmark$ | $\checkmark$ | 806 ksps | 2 | 4 | 2 | 36 |  |  |  | $\checkmark$ |  |
|  | CY8C4124LQQ-443 | 24 | 16 | 4 | - | 2 | $\sqrt{ }$ | $\checkmark$ | 806 ksps | 2 | 4 | 2 | 34 |  |  | $\checkmark$ |  |  |
|  | CY8C4124AXQ-443 | 24 | 16 | 4 | - | 2 | $\checkmark$ | $\checkmark$ | 806 ksps | 2 | 4 | 2 | 36 |  |  |  | $\checkmark$ |  |
|  | CY8C4124AZI-443 | 24 | 16 | 4 | - | 2 | $\checkmark$ | $\checkmark$ | 806 ksps | 2 | 4 | 2 | 36 |  |  |  |  | $\checkmark$ |
|  | CY8C4125AXI-473 | 24 | 32 | 4 | - | 2 | - | - | 806 ksps | 2 | 4 | 2 | 36 |  |  |  | $\checkmark$ |  |
|  | CY8C4125AXQ-473 | 24 | 32 | 4 | - | 2 | - | - | 806 ksps | 2 | 4 | 2 | 36 |  |  |  | $\checkmark$ |  |
|  | CY8C4125AZI-473 | 24 | 32 | 4 | - | 2 | - | - | 806 ksps | 2 | 4 | 2 | 36 |  |  |  |  | $\checkmark$ |
|  | CY8C4125PVI-482 | 24 | 32 | 4 | - | 1 | $\checkmark$ | $\checkmark$ | 806 ksps | 2 | 4 | 2 | 24 | $\checkmark$ |  |  |  |  |
|  | CY8C4125PVQ-482 | 24 | 32 | 4 | - | 1 | $\checkmark$ | $\checkmark$ | 806 ksps | 2 | 4 | 2 | 24 | $\checkmark$ |  |  |  |  |
|  | CY8C4125FNI-483(T) | 24 | 32 | 4 | - | 2 | $\checkmark$ | $\checkmark$ | 806 ksps | 2 | 4 | 2 | 31 |  | $\checkmark$ |  |  |  |
|  | CY8C4125LQI-483 | 24 | 32 | 4 | - | 2 | $\checkmark$ | $\checkmark$ | 806 ksps | 2 | 4 | 2 | 34 |  |  | $\checkmark$ |  |  |
|  | CY8C4125AXI-483 | 24 | 32 | 4 | - | 2 | $\checkmark$ | $\checkmark$ | 806 ksps | 2 | 4 | 2 | 36 |  |  |  | $\checkmark$ |  |
|  | CY8C4125LQQ-483 | 24 | 32 | 4 | - | 2 | $\checkmark$ | $\checkmark$ | 806 ksps | 2 | 4 | 2 | 34 |  |  | $\checkmark$ |  |  |
|  | CY8C4125AXQ-483 | 24 | 32 | 4 | - | 2 | $\checkmark$ | $\checkmark$ | 806 ksps | 2 | 4 | 2 | 36 |  |  |  | $\checkmark$ |  |
|  | CY8C4125AZI-483 | 24 | 32 | 4 | - | 2 | $\checkmark$ | $\checkmark$ | 806 ksps | 2 | 4 | 2 | 36 |  |  |  |  | $\checkmark$ |

## Part Numbering Conventions

PSoC 4 devices follow the part numbering convention described in the following table. All fields are single-character alphanumeric ( 0 , $1,2, \ldots, 9, A, B, \ldots, Z$ ) unless stated otherwise.
The part numbers are of the form CY8C4ABCDEF-XYZ where the fields are defined as follows.


The Field Values are listed in the following table.

| Field | Description | Values |  |
| :---: | :--- | :---: | :--- |
| CY8C | Cypress Prefix |  |  |
| 4 | Architecture | 4 | PSoC 4 |
| A | Family within architecture | 1 | 4100 Family |
|  |  | 2 | 4200 Family |
| B | CPU Speed | 2 | 24 MHz |
|  |  | 4 | 48 MHz |
| C | Flash Capacity |  | 4 |
|  |  | 5 | 32 KB |
|  |  | AX, AZ | TQFP |
|  |  | LQ | QFN |
|  |  | PV | SSOP |
|  |  | FN | WLCSP |
| F | Temperature Range | I | Industrial |
|  |  | Attributes Code | Q |

## Packaging

Table 40. Package Characteristics

| Parameter | Description | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{T}_{\text {A }}$ | Operating ambient temperature |  | -40 | 25.00 | 105 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{J}}$ | Operating junction temperature |  | -40 | - | 125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {JA }}$ | Package $\theta_{\text {JA }}$ (28-pin SSOP) |  | - | 66.58 | - | ${ }^{\circ} \mathrm{C} /$ Watt |
| $\mathrm{T}_{\text {JA }}$ | Package $\theta_{\text {JA }}$ ( $35-$ ball WLCSP) |  | - | 28.00 | - | ${ }^{\circ} \mathrm{C} /$ Watt |
| $\mathrm{T}_{\text {JA }}$ | Package $\theta_{\text {JA }}$ (40-pin QFN) |  | - | 15.34 | - | ${ }^{\circ} \mathrm{C} /$ Watt |
| $\mathrm{T}_{\text {JA }}$ | Package $\theta_{\text {JA }}$ (44-pin TQFP) |  | - | 57.16 | - | ${ }^{\circ} \mathrm{C} /$ Watt |
| TJA | Package $\theta_{\text {JA }}$ (48-pin TQFP) |  | - | 67.30 | - | ${ }^{\circ} \mathrm{C} /$ Watt |
| TJC | Package $\theta_{\text {JC }}$ (28-pin SSOP) |  | - | 26.28 | - | ${ }^{\circ} \mathrm{C} /$ Watt |
| TJC | Package $\theta_{\text {JC }}$ ( $35-$ ball WLCSP) |  | - | 00.40 | - | ${ }^{\circ} \mathrm{C} /$ Watt |
| TJC | Package $\theta_{\mathrm{JC}}$ (40-pin QFN) |  | - | 2.50 | - | ${ }^{\circ} \mathrm{C} /$ Watt |
| TJC | Package $\theta_{\text {Jc }}$ (44-pin TQFP) |  | - | 17.47 | - | ${ }^{\circ} \mathrm{C} /$ Watt |
| $\mathrm{T}_{\text {JC }}$ | Package $\theta_{\text {JC }}$ ( 48 -pin TQFP) |  | - | 27.60 | - | ${ }^{\circ} \mathrm{C} /$ Watt |

Table 41. Solder Reflow Peak Temperature

| Package | Maximum Peak <br> Temperature | Maximum Time at Peak Temperature |
| :---: | :---: | :---: |
| 28-pin SSOP | $260^{\circ} \mathrm{C}$ | 30 seconds |
| 35-ball WLCSP | $260^{\circ} \mathrm{C}$ | 30 seconds |
| 40 -pin QFN | $260^{\circ} \mathrm{C}$ | 30 seconds |
| 44 -pin TQFP | $260^{\circ} \mathrm{C}$ | 30 seconds |
| 48 -pin TQFP | $260^{\circ} \mathrm{C}$ | 30 seconds |

Table 42. Package Moisture Sensitivity Level (MSL), IPC/JEDEC J-STD-2

| Package | MSL |
| :---: | :---: |
| 28-pin SSOP | MSL 3 |
| 35-ball WLCSP | MSL 3 |
| 40-pin QFN | MSL 3 |
| 44-pin TQFP | MSL 3 |
| 48-pin TQFP | MSL 3 |

PSoC 4 CAB Libraries with Schematics Symbols and PCB Footprints are on the Cypress web site at http://www.cypress.com/cad-resources/psoc-4-cad-libraries?source=search\&cat=technical_documents.

Figure 15. 28-pin (210-mil) SSOP Package Outline


Figure 16. 35-ball WLCSP Package Outline


SIDE VIEW


BOTTOM VIEW


NOTES:

1. REFERENCE JEDEC PUBLICATION 95, DESIGN GUIDE 4.18
2. ALL DIMENSIONS ARE IN MILLIMETERS

001-93741 **

Figure 17. 40-pin QFN Package Outline


1. HATCH AREA IS SOLDERABLE EXPOSED PAD
2. REFERENCE JEDEC \# MO-248
3. PACKAGE WEIGHT: $\mathbf{6 8} \mathbf{\pm} \mathbf{~ m g}$
4. ALL DIMENSIONS ARE IN MILLIMETERS

The center pad on the QFN package should be connected to ground (VSS) for best mechanical, thermal, and electrical performance. If not connected to ground, it should be electrically floating and not connected to any other signal.

Figure 18. 44-pin TQFP Package Outline


Figure 19. 48-Pin TQFP Package Outline



## Acronyms

Table 43. Acronyms Used in this Document

| Acronym | Description |
| :---: | :---: |
| abus | analog local bus |
| ADC | analog-to-digital converter |
| AG | analog global |
| AHB | AMBA (advanced microcontroller bus architecture) high-performance bus, an ARM data transfer bus |
| ALU | arithmetic logic unit |
| AMUXBUS | analog multiplexer bus |
| API | application programming interface |
| APSR | application program status register |
| ARM $^{\text {® }}$ | advanced RISC machine, a CPU architecture |
| ATM | automatic thump mode |
| BW | bandwidth |
| CAN | Controller Area Network, a communications protocol |
| CMRR | common-mode rejection ratio |
| CPU | central processing unit |
| CRC | cyclic redundancy check, an error-checking protocol |
| DAC | digital-to-analog converter, see also IDAC, VDAC |
| DFB | digital filter block |
| DIO | digital input/output, GPIO with only digital capabilities, no analog. See GPIO. |
| DMIPS | Dhrystone million instructions per second |
| DMA | direct memory access, see also TD |
| DNL | differential nonlinearity, see also INL |
| DNU | do not use |
| DR | port write data registers |
| DSI | digital system interconnect |
| DWT | data watchpoint and trace |
| ECC | error correcting code |
| ECO | external crystal oscillator |
| EEPROM | electrically erasable programmable read-only memory |
| EMI | electromagnetic interference |
| EMIF | external memory interface |
| EOC | end of conversion |
| EOF | end of frame |
| EPSR | execution program status register |
| ESD | electrostatic discharge |

Table 43. Acronyms Used in this Document (continued)

| Acronym | Description |
| :---: | :---: |
| ETM | embedded trace macrocell |
| FIR | finite impulse response, see also IIR |
| FPB | flash patch and breakpoint |
| FS | full-speed |
| GPIO | general-purpose input/output, applies to a PSoC pin |
| HVI | high-voltage interrupt, see also LVI, LVD |
| IC | integrated circuit |
| IDAC | current DAC, see also DAC, VDAC |
| IDE | integrated development environment |
| $\mathrm{I}^{2} \mathrm{C}$, or IIC | Inter-Integrated Circuit, a communications protocol |
| IIR | infinite impulse response, see also FIR |
| ILO | internal low-speed oscillator, see also IMO |
| IMO | internal main oscillator, see also ILO |
| INL | integral nonlinearity, see also DNL |
| I/O | input/output, see also GPIO, DIO, SIO, USBIO |
| IPOR | initial power-on reset |
| IPSR | interrupt program status register |
| IRQ | interrupt request |
| ITM | instrumentation trace macrocell |
| LCD | liquid crystal display |
| LIN | Local Interconnect Network, a communications protocol. |
| LR | link register |
| LUT | lookup table |
| LVD | low-voltage detect, see also LVI |
| LVI | low-voltage interrupt, see also HVI |
| LVTTL | low-voltage transistor-transistor logic |
| MAC | multiply-accumulate |
| MCU | microcontroller unit |
| MISO | master-in slave-out |
| NC | no connect |
| NMI | nonmaskable interrupt |
| NRZ | non-return-to-zero |
| NVIC | nested vectored interrupt controller |
| NVL | nonvolatile latch, see also WOL |
| opamp | operational amplifier |
| PAL | programmable array logic, see also PLD |

Table 43. Acronyms Used in this Document (continued)

| Acronym | Description |
| :---: | :---: |
| PC | program counter |
| PCB | printed circuit board |
| PGA | programmable gain amplifier |
| PHUB | peripheral hub |
| PHY | physical layer |
| PICU | port interrupt control unit |
| PLA | programmable logic array |
| PLD | programmable logic device, see also PAL |
| PLL | phase-locked loop |
| PMDD | package material declaration data sheet |
| POR | power-on reset |
| PRES | precise power-on reset |
| PRS | pseudo random sequence |
| PS | port read data register |
| PSoC ${ }^{\circledR}$ | Programmable System-on-Chip ${ }^{\text {TM }}$ |
| PSRR | power supply rejection ratio |
| PWM | pulse-width modulator |
| RAM | random-access memory |
| RISC | reduced-instruction-set computing |
| RMS | root-mean-square |
| RTC | real-time clock |
| RTL | register transfer language |
| RTR | remote transmission request |
| RX | receive |
| SAR | successive approximation register |
| SC/CT | switched capacitor/continuous time |
| SCL | $1^{2} \mathrm{C}$ serial clock |
| SDA | $1^{2} \mathrm{C}$ serial data |
| S/H | sample and hold |
| SINAD | signal to noise and distortion ratio |
| SIO | special input/output, GPIO with advanced features. See GPIO. |
| SOC | start of conversion |
| SOF | start of frame |
| SPI | Serial Peripheral Interface, a communications protocol |
| SR | slew rate |
| SRAM | static random access memory |
| SRES | software reset |
| SWD | serial wire debug, a test protocol |

Table 43. Acronyms Used in this Document (continued)

| Acronym | Description |
| :--- | :--- |
| SWV | single-wire viewer |
| TD | transaction descriptor, see also DMA |
| THD | total harmonic distortion |
| TIA | transimpedance amplifier |
| TRM | technical reference manual |
| TTL | transistor-transistor logic |
| TX | transmit |
| UART | Universal Asynchronous Transmitter Receiver, a <br> communications protocol |
| UDB | universal digital block |
| USB | Universal Serial Bus |
| USBIO | USB input/output, PSoC pins used to connect to <br> a USB port |
| VDAC | voltage DAC, see also DAC, IDAC |
| WDT | watchdog timer |
| WOL | write once latch, see also NVL |
| WRES | watchdog timer reset |
| XRES | external reset I/O pin |
| XTAL | crystal |

## Document Conventions

## Units of Measure

Table 44. Units of Measure

| Symbol | Unit of Measure |
| :---: | :---: |
| ${ }^{\circ} \mathrm{C}$ | degrees Celsius |
| dB | decibel |
| fF | femto farad |
| Hz | hertz |
| KB | 1024 bytes |
| kbps | kilobits per second |
| Khr | kilohour |
| kHz | kilohertz |
| $\mathrm{k} \Omega$ | kilo ohm |
| ksps | kilosamples per second |
| LSB | least significant bit |
| Mbps | megabits per second |
| MHz | megahertz |
| $\mathrm{M} \Omega$ | mega-ohm |
| Msps | megasamples per second |
| $\mu \mathrm{A}$ | microampere |
| $\mu \mathrm{F}$ | microfarad |
| $\mu \mathrm{H}$ | microhenry |
| $\mu \mathrm{s}$ | microsecond |
| $\mu \mathrm{V}$ | microvolt |
| $\mu \mathrm{W}$ | microwatt |
| mA | milliampere |
| ms | millisecond |
| mV | millivolt |
| nA | nanoampere |
| ns | nanosecond |
| nV | nanovolt |
| $\Omega$ | ohm |
| pF | picofarad |
| ppm | parts per million |
| ps | picosecond |
| s | second |
| sps | samples per second |
| sqrtHz | square root of hertz |
| V | volt |

## Revision History

| Description Title: PSoC ${ }^{\circledR}$ 4: PSoC 4100 Family Datasheet Programmable System-on-Chip (PSoC ${ }^{\circledR}$ ) Document Number:001-87220 |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Revision | ECN | Orig. of Change | Submission Date | Description of Change |
| *B | 4108562 | WKA | 08/29/2013 | Added clarifying note about the XRES pin in the Reset section. <br> Added a link reference to the PSoC 4 TRM. <br> Updated the footnote in Absolute Maximum Ratings. <br> Updated Sleep Mode IDD specs in DC Specifications. <br> Updated Comparator DC Specifications <br> Updated SAR ADC AC Specifications (Guaranteed by Characterization) <br> Updated LCD Direct Drive DC Specifications (Guaranteed by Characterization) <br> Updated the number of GPIOs in Ordering Information. |
| *C | 4568937 | WKA | 11/19/2014 | Added 48-pin TQFP pin and package details. Added SID308A spec details. Updated Ordering Information. |
| *D | 4617283 | WKA | 01/08/2015 | Corrected typo in the ordering information table. Updated 28-pin SSOP package diagram. |
| *E | 4643655 | WKA | 04/29/2015 | Added 35 WLCSP pinout and package detail information. Updated CSD specifications. |
| *F | 5287114 | WKA | 06/09/2016 | Corrected typo in the Features section. <br> Added reference to AN90071 in the More Information section. <br> Updated Flash section with details of flash protection modes. <br> Added notes in the Pinouts section. <br> Updated 40-pin QFN and 28-pin SSOP pin diagrams. <br> Added PSoC 4 Power Supply diagram. <br> Updated the Bypass Capacitors column in the Power Supply table. <br> Updated values for SID32, SID34, SID38, SID269, SID270, SID271. <br> Added SID299A. <br> Updated Comparator Specifications. <br> Updated TCPWM Specifications. <br> Updated values for SID149, SID160, SID171. <br> Updated Conditions for SID190. <br> Added BID55. <br> Removed Conditions for SID237. <br> Added reference to PSoC 4 CAB Libraries with Schematics Symbols and PCB <br> Footprints in the Packaging section. |
| *G | 5327384 | WKA | 06/28/2016 | Removed the capacitor connection for Pin 15 in Figure 11. |
| * H | 5704046 | GNKK | 04/26/2017 | Updated the Cypress logo and copyright information. |

## Sales, Solutions, and Legal Information

## Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

| Products |  |
| :--- | ---: |
| ARM ${ }^{\circledR}$ Cortex ${ }^{\circledR}$ Microcontrollers | cypress.com/arm |
| Automotive | cypress.com/automotive |
| Clocks \& Buffers | cypress.com/clocks |
| Interface | cypress.com/interface |
| Internet of Things | cypress.com/iot |
| Memory | cypress.com/memory |
| Microcontrollers | cypress.com/mcu |
| PSoC | cypress.com/psoc |
| Power Management ICs | cypress.com/pmic |
| Touch Sensing | cypress.com/touch |
| USB Controllers | cypress.com/usb |
| Wireless Connectivity | cypress.com/wireless |

[^1]
[^0]:    1. tcpwm_p and tcpwm_n refer to tcpwm non-inverted and inverted outputs respectively. 2. P3.2 and P3.3 are SWD pins after boot (reset).
[^1]:    © Cypress Semiconductor Corporation, 2013-2017. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.
    TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

    Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.

