## TinyLogic UHS Universal Configurable Two-Input Logic Gates <br> NC7SZ57, NC7SZ58

## Description

The NC7SZ57 and NC7SZ58 are universal configurable two-input logic gates. Each device is capable of being configured for 1 of 5 unique two-input logic functions. Any possible two-input combinatorial logic function can be implemented, as shown in the Function Selection Table. Device functionality is selected by how the device is wired at the board level. Figures 4 through 13 illustrate how to connect the NC7SZ57 and NC7SZ58, respectively, for the desired logic function. All inputs have been implemented with hysteresis.

The device is fabricated with advanced CMOS technology to achieve ultra high speed with high output drive while maintaining low static power dissipation over a broad $\mathrm{V}_{\mathrm{CC}}$ operating range. The device is specified to operate over the 1.65 V to $5.5 \mathrm{~V} \mathrm{~V}_{\mathrm{CC}}$ operating range. The input and output are high impedance when $\mathrm{V}_{\mathrm{CC}}$ is 0 V . Inputs tolerate voltages up to 5.5 V independent of $\mathrm{V}_{\mathrm{CC}}$ operating range.

## Features

- Ultra High-Speed
- Capable of Implementing any Two-Input Logic Functions
- Typical Usage Replaces Two (2) TinyLogic Gate Devices
- Reduces Part Counts in Inventory
- Broad $\mathrm{V}_{\mathrm{CC}}$ Operating Range: 1.65 V to 5.5 V
- Power Down High Impednce Input / Output
- Over-Voltage Tolerant Inputs Facilitate 5 V to 3 V Translation
- Proprietary Noise / EMI Reduction Circuitry Implemented
- These Devices are Pb-Free, Halogen Free/BFR Free and are RoHS Compliant

SC-88 DF SUFFIX CASE 419B-02


| XX, XXX | $=$ Specific Device Code |
| :--- | :--- |
| KK | $=2$-Digit Lot Run Traceability Code |
| XY | $=2-$ Digit Date Code Format |
| Z | $=$ Assembly Plant Code |
| M | $=$ Date Code* |
| - | $=$ Pb-Free Package |

(Note: Microdot may be in either location)
*Date Code orientation and/or position may vary depending upon manufacturing location.

ORDERING INFORMATION
See detailed ordering, marking and shipping information in the package dimensions section on page 9 of this data sheet.

## Pin Configurations



Figure 1. SC70 (Top View)


NOTES:

1. AAA represents product code top mark (see Ordering Information).
2. Orientation of top mark determines pin one location.
3. Reading the top mark left to right, pin one is the lower left pin.

Figure 2. Pin 1 Orientation

PIN DEFINITIONS

| Pin \# SC70 | Pin \# MicroPak | Name | Description |
| :---: | :---: | :---: | :--- |
| 1 | 1 | $\mathrm{I}_{1}$ | Data Input |
| 2 | 2 | GND | Ground |
| 3 | 3 | $\mathrm{I}_{0}$ | Data Input |
| 4 | 4 | Y | Output |
| 5 | 5 | $\mathrm{~V}_{\mathrm{CC}}$ | Supply Voltage |
| 6 | 6 | $\mathrm{I}_{2}$ | Data Input |



Figure 3. MicroPak ${ }^{\text {m }}$ (Top Through View)

FUNCTION TABLE

| Inputs |  |  | NC7SZ57 | NC7SZ58 |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{2}$ | $\mathrm{I}_{1}$ | $\mathrm{I}_{0}$ | $\mathrm{Y}=\overline{\left(\mathrm{I}_{0}\right)} \cdot \overline{\left(\mathrm{I}_{2}\right)}+\left(\mathrm{I}_{1}\right) \cdot\left(\mathrm{I}_{2}\right)$ | $\mathbf{Y}=\left(\mathbf{I}_{0}\right) \cdot\left(\overline{I_{2}}\right)+\left(\overline{I_{1}}\right) \cdot\left(\mathbf{I}_{2}\right)$ |
| L | L | L | H | L |
| L | L | H | L | H |
| L | H | L | H | L |
| L | H | H | L | H |
| H | L | L | L | H |
| H | L | H | L | H |
| H | H | L | H | L |
| H | H | H | H | L |

$$
\begin{aligned}
& \text { H = HIGH Logic Level } \\
& \text { L = LOW Logic Level }
\end{aligned}
$$

FUNCTION SELECTION TABLE

| 2-Input Logic Function | Device Selection | Connection Configuration |
| :---: | :---: | :---: |
| 2-Input AND | NC7SZ57 | Figure 4 |
| 2-Input AND with Inverted Input | NC7SZ58 | Figure 10, Figure 11 |
| 2-Input AND with Both Inputs Inverted | NC7SZ57 | Figure 7 |
| 2-Input NAND | NC7SZ58 | Figure 9 |
| 2-Input NAND with Inverted Input | NC7SZ57 | Figure 5, Figure 6 |
| 2-Input NAND with Both Inputs Inverted | NC7SZ58 | Figure 12 |
| 2-Input OR | NC7SZ58 | Figure 12 |
| 2-Input OR with Inverted Input | NC7SZ57 | Figure 5, Figure 6 |
| 2-Input OR with Both Inputs Inverted | NC7SZ58 | Figure 9 |
| 2-Input NOR | NC7SZ57 | Figure 7 |
| 2-Input NOR with Inverted Input | NC7SZ58 | Figure 9, Figure 10 |
| 2-Input NOR with Both Inputs Inverted | NC7SZ57 | Figure 4 |
| 2-Input XOR | NC7SZ58 | Figure 13 |
| 2-Input XNOR | NC7SZ57 | Figure 8 |

## NC7SZ57 Logic Configurations

Figure 4 through Figure 8 show the logical functions that can be implemented using the NC7SZ57. The diagrams show the DeMorgan's equivalent logic duals for a given


Figure 4. 2-Input AND Gate


Figure 6. 2-Input NAND with Inverted B Input
two-input function. The logical implementation is next to the board-level physical implementation of how the pins of the function should be connected.


Figure 5. 2-Input NAND with Inverted A Input

Figure 7. 2-Input NOR Gate


Figure 8. 2-Input XNOR Gate

## NC7SZ57, NC7SZ58

## NC7SZ58 Logic Configurations

Figure 9 through Figure 13 show the logical functions that can be implemented using the NC7SZ58. The diagrams show the DeMorgan's equivalent logic duals for a given
two-input function. The logical implementation is next to the board-level physical implementation of how the pins of the function should be connected.


Figure 9. 2-Input NAND Gate


Figure 11. 2-Input AND with Inverted B Input


Figure 10. 2-Input AND with Inverted A Input


Figure 12. 2-Input OR Gate


Figure 13. 2-Input XOR Gate

## NC7SZ57, NC7SZ58

ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter |  | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply Voltage |  | -0.5 | 6.5 | V |
| $\mathrm{V}_{\text {IN }}$ | DC Input Voltage |  | -0.5 | 6.5 | V |
| $\mathrm{V}_{\text {OUT }}$ | DC Output Voltage |  | -0.5 | 6.5 | V |
| $\mathrm{IIK}^{\text {I }}$ | DC Input Diode Current | $\mathrm{V}_{\text {IN }}<0 \mathrm{~V}$ | - | -50 | mA |
| IOK | DC Output Diode Current | $\mathrm{V}_{\text {OUT }}<0 \mathrm{~V}$ | - | -50 | mA |
| IOUT | DC Output Source / Sink Current |  | - | $\pm 50$ | mA |
| $\mathrm{I}_{\mathrm{CC}}$ or $\mathrm{I}_{\text {GND }}$ | DC V ${ }_{\text {CC }}$ or Ground Current |  | - | $\pm 50$ | mA |
| $\mathrm{T}_{\text {STG }}$ | Storage Temperature Range |  | -65 | +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{J}$ | Maximum Junction Temperature under Bias |  | - | +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{L}}$ | Lead Temperature, Soldering, 10 Seconds |  | - | +260 | ${ }^{\circ} \mathrm{C}$ |
| $P_{\text {D }}$ | Power Dissipation in Still Air | SC70-6 | - | 332 | mW |
|  |  | MicroPak-6 | - | 812 |  |
|  |  | MicroPak2 ${ }^{\text {m }}$-6 | - | 812 |  |
| ESD | Human Body Model, JEDEC: JESD22-A114 |  | - | 4000 | V |
|  | Charge Device Model, JEDEC: JESD22-C101 |  | - | 2000 |  |

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

RECOMMENDED OPERATING CONDITIONS

| Symbol | Parameter | Conditions | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply Voltage Operating |  | 1.65 | 5.5 | V |
|  | Supply Voltage Data Retention |  | 1.5 | 5.5 |  |
| $\mathrm{V}_{\text {IN }}$ | Input Voltage |  | 0 | 5.5 | V |
| $\mathrm{V}_{\text {OUT }}$ | Output Voltage |  | 0 | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{T}_{\mathrm{A}}$ | Operating Temperature |  | -40 | +85 | ${ }^{\circ} \mathrm{C}$ |
| $\theta_{\text {JA }}$ | Thermal Resistance | SC70-6 | - | 377 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
|  |  | MicroPak-6 | - | 154 |  |
|  |  | MicroPak2-6 | - | 154 |  |

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

DC ELECTICAL CHARACTERISTICS

| Symbol | Parameter | $\mathrm{V}_{\mathrm{Cc}}(\mathrm{V})$ | Conditions |  | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  |  | $\mathrm{T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Min | Typ | Max | Min | Max |  |
| $V_{P}$ | Positive Threshold Voltage | 1.65 |  |  | - | 0.99 | 1.40 | - | 1.40 | V |
|  |  | 2.30 |  |  | - | 1.39 | 1.80 | - | 1.80 |  |
|  |  | 3.00 |  |  | - | 1.77 | 2.20 | - | 2.20 |  |
|  |  | 4.50 |  |  | - | 2.49 | 3.10 | - | 3.10 |  |
|  |  | 5.50 |  |  | - | 2.95 | 3.60 | - | 3.60 |  |
| $\mathrm{V}_{\mathrm{N}}$ | Negative Threshold Voltage | 1.65 |  |  | 0.20 | 0.50 | - | 0.20 | - | V |
|  |  | 2.30 |  |  | 0.40 | 0.75 | - | 0.40 | - |  |
|  |  | 3.00 |  |  | 0.60 | 0.99 | - | 0.60 | - |  |
|  |  | 4.50 |  |  | 1.00 | 1.43 | - | 1.00 | - |  |
|  |  | 5.50 |  |  | 1.20 | 1.70 | - | 1.20 | - |  |
| $\mathrm{V}_{\mathrm{H}}$ | Hysteresis Voltage | 1.65 |  |  | 0.15 | 0.48 | 0.90 | 0.15 | 0.90 | V |
|  |  | 2.30 |  |  | 0.25 | 0.64 | 1.10 | 0.25 | 1.10 |  |
|  |  | 3.00 |  |  | 0.40 | 0.78 | 1.20 | 0.40 | 1.20 |  |
|  |  | 4.50 |  |  | 0.60 | 1.06 | 1.50 | 0.60 | 1.50 |  |
|  |  | 5.50 |  |  | 0.70 | 1.25 | 1.70 | 0.70 | 1.70 |  |
| $\mathrm{V}_{\mathrm{OH}}$ | HIGH Level Output Voltage | 1.65 | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \\ & \mathrm{I}_{\mathrm{OH}}=-100 \mu \mathrm{~A} \end{aligned}$ |  | 1.55 | 1.65 | - | 1.55 | - | V |
|  |  | 2.30 |  |  | 2.20 | 2.30 | - | 2.20 | - |  |
|  |  | 3.00 |  |  | 2.90 | 3.00 | - | 2.90 | - |  |
|  |  | 4.50 |  |  | 4.40 | 4.50 | - | 4.40 | - |  |
|  |  | 1.65 | $\begin{array}{\|l} \begin{array}{l} \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \\ \text { or } \mathrm{V}_{\mathrm{IL}} \end{array} \end{array}$ | $\mathrm{IOH}^{\text {a }}$ - 4 mA | 1.29 | 1.52 | - | 1.29 | - |  |
|  |  | 2.30 |  | $\mathrm{IOH}=-8 \mathrm{~mA}$ | 1.90 | 2.15 | - | 1.90 | - |  |
|  |  | 3.00 |  | $\mathrm{I}_{\mathrm{OH}}=-16 \mathrm{~mA}$ | 2.40 | 2.80 | - | 2.40 | - |  |
|  |  | 3.00 |  | $\mathrm{I}_{\mathrm{OH}}=-24 \mathrm{~mA}$ | 2.30 | 2.68 | - | 2.30 | - |  |
|  |  | 4.50 |  | $\mathrm{IOH}=-32 \mathrm{~mA}$ | 3.80 | 4.20 | - | 3.80 | - |  |
| $\mathrm{V}_{\mathrm{OL}}$ | LOW Level Output Voltage | 1.65 | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \\ & \mathrm{lOL}^{2}=100 \mu \mathrm{~A} \end{aligned}$ |  | - | - | 0.10 | - | 0.10 | V |
|  |  | 2.30 |  |  | - | - | 0.10 | - | 0.10 |  |
|  |  | 3.00 |  |  | - | - | 0.10 | - | 0.10 |  |
|  |  | 4.50 |  |  | - | - | 0.10 | - | 0.10 |  |
|  |  | 1.65 | $\begin{array}{\|l} \begin{array}{l} \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \\ \text { or } \mathrm{V}_{\mathrm{IL}} \end{array} \end{array}$ | $\mathrm{I}_{\mathrm{OL}}=4 \mathrm{~mA}$ | - | 0.08 | 0.24 | - | 0.24 |  |
|  |  | 2.30 |  | $\mathrm{I}_{\mathrm{OL}}=8 \mathrm{~mA}$ | - | 0.10 | 0.30 | - | 0.30 |  |
|  |  | 3.00 |  | $\mathrm{IOL}=16 \mathrm{~mA}$ | - | 0.15 | 0.40 | - | 0.40 |  |
|  |  | 3.00 |  | $\mathrm{I}_{\mathrm{OL}}=24 \mathrm{~mA}$ | - | 0.22 | 0.55 | - | 0.55 |  |
|  |  | 4.50 |  | $\mathrm{I}_{\mathrm{OL}}=32 \mathrm{~mA}$ | - | 0.22 | 0.55 | - | 0.55 |  |
| I IN | Input Leakage Current | 1.65 to 5.50 | $\mathrm{V}_{\mathrm{IN}}=5.5 \mathrm{~V}$, GND |  | - | - | $\pm 0.1$ | - | $\pm 1.0$ | $\mu \mathrm{A}$ |
| loff | Power Off Leakage Current | 0 | $\mathrm{V}_{\text {IN }}$ or $\mathrm{V}_{\text {OUT }}=5.5 \mathrm{~V}$ |  | - | - | 1 | - | 10 | $\mu \mathrm{A}$ |
| $I_{C C}$ | Quiescent Supply Current | 1.65 to 5.5 | $\mathrm{V}_{\mathrm{IN}}=5.5$ | V, GND | - | - | 1 | - | 10 | $\mu \mathrm{A}$ |

AC ELECTRICAL CHARACTERISTICS

| Symbol | Parameter | $\mathrm{V}_{\mathrm{Cc}}(\mathrm{V})$ | Conditions | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  |  | $\mathrm{T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Typ | Max | Min | Max |  |
| $\mathrm{t}_{\text {PLH }}$, tPHL | Propagation Delay $\mathrm{I}_{\mathrm{n}}$ to Y (Figure 14, 16) | $1.8 \pm 0.15$ | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \\ & \mathrm{R}_{\mathrm{L}}=1 \mathrm{M} \Omega \end{aligned}$ | - | 8.0 | 14.0 | - | 14.5 | ns |
|  |  | $2.5 \pm 0.2$ |  | - | 4.9 | 8.0 | - | 8.5 |  |
|  |  | $3.3 \pm 0.3$ |  | - | 3.7 | 5.3 | - | 5.7 |  |
|  |  | $5.0 \pm 0.5$ |  | - | 2.8 | 4.3 | - | 4.6 |  |
|  |  | $3.3 \pm 0.3$ | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \\ & \mathrm{R}_{\mathrm{L}}=500 \Omega \end{aligned}$ | - | 4.2 | 6.0 | - | 6.5 | ns |
|  |  | $5.0 \pm 0.5$ |  | - | 3.4 | 4.9 | - | 5.3 |  |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | 0 |  | - | 2 | - | - | - | pF |
| $\mathrm{C}_{\text {PD }}$ | Power Dissipation Capacitance (Figure 15) | 3.3 | (Note 4) | - | 14 | - | - | - | pF |
|  |  | 5.0 |  | - | 17 | - | - | - |  |

4. $\mathrm{C}_{P D}$ is defined as the value of the internal equivalent capacitance which is derived from dynamic operating current consumption (ICCD) at no output loading and operating at $50 \%$ duty cycle. (See Figure 12) $\mathrm{C}_{P D}$ is related to $\mathrm{I}_{\mathrm{CCD}}$ dynamic operating current by the expression: $I_{C C D}=\left(C_{P D}\right)\left(V_{C C}\right)\left(f_{I N}\right)+\left(I_{C C} s t a t i c\right)$.

## AC Loading and Waveforms



NOTE:
5. $\mathrm{C}_{\mathrm{L}}$ includes load and stray capacitance.
6. Input $P R R=1.0 \mathrm{MHz}, \mathrm{t} w=500 \mathrm{~ns}$.


NOTE:
7. Input = AC Waveforms.
8. $\operatorname{PRR}=$ Variable; Duty Cycle $=50 \%$.

Figure 15. ICcD Test Circuit

Figure 14. AC Test Circuit


Figure 16. AC Waveforms

## NC7SZ57, NC7SZ58

ORDERING INFORMATION

| Device | Top Mark | Package | Shipping ${ }^{\dagger}$ |
| :---: | :---: | :---: | :---: |
| NC7SZ57P6X | Z57 | 6-Lead SC70, EIAJ SC-88, 1.25 mm Wide | 3000 / Tape \& Reel |
| NC7SZ57P6X-L22347 | Z57 | 6-Lead SC70, EIAJ SC-88, 1.25 mm Wide | 3000 / Tape \& Reel |
| NC7SZ57L6X | KK | 6-Lead Micropak, 1.0 mm Wide | 5000 / Tape \& Reel |
| NC7SZ57L6X-L22175 | KK | 6-Lead Micropak, 1.0 mm Wide | 5000 / Tape \& Reel |
| NC7SZ57FHX | KK | 6-Lead, MicroPak2, $1 \times 1 \mathrm{~mm}$ Body, .35 mm Pitch | 5000 / Tape \& Reel |
| NC7SZ57FHX-L22175 | KK | 6-Lead, MicroPak2, $1 \times 1 \mathrm{~mm}$ Body, .35 mm Pitch | 5000 / Tape \& Reel |
| NC7SZ58P6X | Z58 | 6-Lead SC70, EIAJ SC-88, 1.25 mm Wide | 3000 / Tape \& Reel |
| NC7SZ58P6X-L22347 | Z58 | 6-Lead SC70, EIAJ SC-88, 1.25 mm Wide | 3000 / Tape \& Reel |
| NC7SZ58L6X | LL | 6-Lead Micropak, 1.0 mm Wide | 5000 / Tape \& Reel |
| NC7SZ58L6X-L22175 | LL | 6-Lead Micropak, 1.0 mm Wide | 5000 / Tape \& Reel |
| NC7SZ58FHX | LL | 6-Lead, MicroPak2, 1x1 mm Body, . 35 mm Pitch | 5000 / Tape \& Reel |
| NC7SZ58FHX-L22175 | LL | 6-Lead, MicroPak2, 1x1 mm Body, . 35 mm Pitch | 5000 / Tape \& Reel |

$\dagger$ For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

MicroPak and MicroPak2 are trademarks of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries.


| DOCUMENT NUMBER: | 98AON13590G | Electronic versions are uncontrolled except when accessed directly from the Document Repository. <br> Printed versions are uncontroled except when stamped "CONTROLLED COPY' in red. |
| ---: | :--- | :--- | :--- |
| DESCRIPTION: | SIP6 1.45X1.0 | PAGE 1 OF 1 |

1


TOP VIEW

| SYMBOL | MIN | NOM | MAX |
| :---: | :---: | :---: | :---: |
| A | 0.80 |  | 1.10 |
| A1 | 0.00 |  | 0.10 |
| A2 | 0.80 |  | 1.00 |
| b | 0.15 |  | 0.30 |
| c | 0.10 |  | 0.18 |
| D | 1.80 | 2.00 | 2.20 |
| E | 1.80 | 2.10 | 2.40 |
| E1 | 1.15 | 1.25 | 1.35 |
| e | 0.65 BSC |  |  |
| L | 0.26 | 0.36 | 0.46 |
| L1 | 0.42 REF |  |  |
| L2 | 0.15 BSC |  |  |
| $\theta$ | $0^{\circ}$ |  | $8^{\circ}$ |
| $\theta 1$ | $4^{\circ}$ |  | $10^{\circ}$ |



SIDE VIEW


END VIEW

## Notes:

(1) All dimensions are in millimeters. Angles in degrees.
(2) Complies with JEDEC MO-203.

| DOCUMENT NUMBER: | 98AON34266E | Electronic versions are uncontrolled except when accessed directly from the Document Repository. <br> Printed versions are uncontroled except when stamped "CONTROLLED COPY" in red. |
| ---: | :--- | :--- | :--- |
| DESCRIPTION: | SC-88 (SC-70 6 LEAD), 1.25X2 | PAGE 1 OF 1 |



RECOMMENDED SOLDERING FOOTPRINT*

*For additional information on our Pb -Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.


NOTES:

1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994 2. CONTROLLING DIMENSION: MILLIMETERS.
2. DIMENSIONS D AND E1 DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE BURRS. MOLD FLASH, PROTRUSIONS, OR GATE BURRS SHALL NOT EXCEED 0.20 PER END.
3. DIMENSIONS D AND E1 AT THE OUTERMOST EXTREMES OF DIMENSIONS D AND E1 AT THE OUT
THE PLASTIC BODY AND DATUM H.
THE PLASTIC BODY AND DATUMIN.
4. DATUMS A AND B ARE DETERMINED AT DATUM H.
5. DIMENSIONS b AND c APPLY TO THE FLAT SECTION OF THE DIMENSIONS b AND c APPLY TO THE FLAT SEC
LEAD BETWEEN 0.08 AND 0.15 FROM THE TIP.
6. DIMENSION b DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 TOTAL IN EXCESS OF DIMENSION b AT MAXIMUM MATERIAL CONDITION. THE DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OF THE FOOT.

| DIM | MILLIMETERS |  |  | INCHES |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN | NOM | MAX | MIN | NOM | MAX |
| A | --- | --- | 1.10 | --- | --- | 0.043 |
| A1 | 0.00 | -- | 0.10 | 0.000 | -- | 0.004 |
| A2 | 0.70 | 0.90 | 1.00 | 0.027 | 0.035 | 0.039 |
| b | 0.15 | 0.20 | 0.25 | 0.006 | 0.008 | 0.010 |
| C | 0.08 | 0.15 | 0.22 | 0.003 | 0.006 | 0.009 |
| D | 1.80 | 2.00 | 2.20 | 0.070 | 0.078 | 0.086 |
| E | 2.00 | 2.10 | 2.20 | 0.078 | 0.082 | 0.086 |
| E1 | 1.15 | 1.25 | 1.35 | 0.045 | 0.049 | 0.053 |
| e | 0.65 BSC |  |  | 0.026 BSC |  |  |
| L | 0.26 | 0.36 | 0.46 | 0.010 | 0.014 | 0.018 |
| L2 | 0.15 BSC |  |  | 0.006 BSC |  |  |
| aaa | 0.15 |  |  | 0.006 |  |  |
| bbb | 0.30 |  |  | 0.012 |  |  |
| ccc | 0.10 |  |  | 0.004 |  |  |
| ddd | 0.10 |  |  | 0.004 |  |  |
|  | GENERIC |  |  |  |  |  |
|  | MARKING DIAGRAM* |  |  |  |  |  |



XXX $=$ Specific Device Code
M = Date Code*

- = Pb-Free Package
(Note: Microdot may be in either location)
*Date Code orientation and/or position may vary depending upon manufacturing location.
*This information is generic. Please refer to device data sheet for actual part marking. $\mathrm{Pb}-F r e e$ indicator, " G " or microdot " r ", may or may not be present. Some products may not follow the Generic Marking.


## STYLES ON PAGE 2

| DOCUMENT NUMBER: | 98ASB42985B | Electronic versions are uncontrolled except when accessed directly from the Document Repository. <br> Printed versions are uncontroled except when stamped "CONTROLLED COPY" in red. |
| ---: | :--- | :--- | :--- |
| DESCRIPTION: | SC-88/SC70-6/SOT-363 | PAGE 1 OF 2 |

ON Semiconductor and ON are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the disclaims any and
rights of others.

## SC-88/SC70-6/SOT-363

CASE 419B-02
ISSUE Y

| STYLE 1: <br> PIN 1. EMITTER 2 <br> 2. BASE 2 <br> 3. COLLECTOR 1 <br> 4. EMITTER 1 <br> 5. BASE 1 <br> 6. COLLECTOR 2 | STYLE 2: <br> CANCELLED |
| :---: | :---: |
| STYLE 7: <br> PIN 1. SOURCE 2 <br> 2. DRAIN 2 <br> 3. GATE 1 <br> 4. SOURCE 1 <br> 5. DRAIN 1 <br> 6. GATE 2 | STYLE 8: CANCELLED |
| STYLE 13: <br> PIN 1. ANODE <br> 2. $\mathrm{N} / \mathrm{C}$ <br> 3. COLLECTOR <br> 4. EMITTER <br> 5. BASE <br> 6. CATHODE | STYLE 14: <br> PIN 1. VREF <br> 2. GND <br> 3. GND <br> 4. IOUT <br> 5. VEN <br> 6. VCC |
| STYLE 19: <br> PIN 1. I OUT <br> 2. GND <br> 3. GND <br> 4. V CC <br> 5. VEN <br> 6. V REF | STYLE 20: <br> PIN 1. COLLECTOR <br> 2. COLLECTOR <br> 3. BASE <br> 4. EMITTER <br> 5. COLLECTOR <br> 6. COLLECTOR |
| STYLE 25: <br> PIN 1. BASE 1 <br> 2. CATHODE <br> 3. COLLECTOR 2 <br> 4. BASE 2 <br> 5. EMITTER <br> 6. COLLECTOR 1 | STYLE 26: <br> PIN 1. SOURCE 1 <br> 2. GATE 1 <br> 3. DRAIN 2 <br> 4. SOURCE 2 <br> 5. GATE 2 <br> 6. DRAIN 1 |


| STYLE 3: CANCELLED | STYLE 4: <br> PIN 1. CATHODE <br> 2. CATHODE <br> 3. COLLECTOR <br> 4. EMITTER <br> 5. BASE <br> 6. ANODE | STYLE 5: <br> PIN 1. ANODE <br> 2. ANODE <br> 3. COLLECTOR <br> 4. EMITTER <br> 5. BASE <br> 6. CATHODE | STYLE 6 : <br> PIN 1. ANODE 2 <br> 2. N/C <br> 3. CATHODE 1 <br> 4. ANODE 1 <br> 5. N/C <br> 6. CATHODE 2 |
| :---: | :---: | :---: | :---: |
| STYLE 9: | STYLE 10: | STYLE 11: | STYLE 12: |
| PIN 1. EMITTER 2 | PIN 1. SOURCE 2 | PIN 1. CATHODE 2 | PIN 1. ANODE 2 |
| 2. EMITTER 1 | 2. SOURCE 1 | 2. CATHODE 2 | 2. ANODE 2 |
| 3. COLLECTOR 1 | 3. GATE 1 | 3. ANODE 1 | 3. CATHODE 1 |
| 4. BASE 1 | 4. DRAIN 1 | 4. CATHODE 1 | 4. ANODE 1 |
| 5. BASE 2 | 5. DRAIN 2 | 5. CATHODE 1 | 5. ANODE 1 |
| 6. COLLECTOR 2 | 6. GATE 2 | 6. ANODE 2 | 6. CATHODE 2 |
| STYLE 15: | STYLE 16: | STYLE 17: | STYLE 18: |
| PIN 1. ANODE 1 | PIN 1. BASE 1 | PIN 1. BASE 1 | PIN 1. VIN1 |
| 2. ANODE 2 | 2. EMITTER 2 | 2. EMITTER 1 | 2. VCC |
| 3. ANODE 3 | 3. COLLECTOR 2 | 3. COLLECTOR 2 | 3. VOUT2 |
| 4. CATHODE 3 | 4. BASE 2 | 4. BASE 2 | 4. VIN2 |
| 5. CATHODE 2 | 5. EMITTER 1 | 5. EMITTER 2 | 5. GND |
| 6. CATHODE 1 | 6. COLLECTOR 1 | 6. COLLECTOR 1 | 6. VOUT1 |
| STYLE 21: | STYLE 22: | STYLE 23: | STYLE 24: |
| PIN 1. ANODE 1 | PIN 1. D1 (i) | PIN 1. Vn | PIN 1. CATHODE |
| 2. $\mathrm{N} / \mathrm{C}$ | 2. GND | 2. CH 1 | 2. ANODE |
| 3. ANODE 2 | 3. D2 (i) | 3. Vp | 3. CATHODE |
| 4. CATHODE 2 | 4. D2 (c) | 4. $\mathrm{N} / \mathrm{C}$ | 4. CATHODE |
| 5. $\mathrm{N} / \mathrm{C}$ | 5. VBUS | 5. CH 2 | 5. CATHODE |
| 6. CATHODE 1 | 6. D1 (c) | 6. N/C | 6. CATHODE |
| STYLE 27: | STYLE 28: | STYLE 29: | STYLE 30: |
| PIN 1. BASE 2 | PIN 1. DRAIN | PIN 1. ANODE | PIN 1. SOURCE 1 |
| 2. BASE 1 | 2. DRAIN | 2. ANODE | 2. DRAIN 2 |
| 3. COLLECTOR 1 | 3. GATE | 3. COLLECTOR | 3. DRAIN 2 |
| 4. EMITTER 1 | 4. SOURCE | 4. EMITTER | 4. SOURCE 2 |
| 5. EMITTER 2 | 5. DRAIN | 5. BASE/ANODE | 5. GATE 1 |
| 6. COLLECTOR 2 | 6. DRAIN | 6. CATHODE | 6. DRAIN 1 |

Note: Please refer to datasheet for style callout. If style type is not called out in the datasheet refer to the device datasheet pinout or pin assignment.

| DOCUMENT NUMBER: | 98ASB42985B | Electronic versions are uncontrolled except when accessed directly from the Document Repository. <br> Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. |
| ---: | :--- | :--- | :--- |
| DESCRIPTION: | SC-88/SC70-6/SOT-363 | PAGE 2 OF 2 |

ON Semiconductor and ON are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.


| DOCUMENT NUMBER: | 98AON13593G | Electronic versions are uncontrolled except when accessed directly from the Document Repository. <br> Printed versions are uncontroled except when stamped "CONTROLLED COPY' in red. |
| ---: | :--- | :--- | :--- |
| DESCRIPTION: | UDFN6 1.0X1.0, 0.35P | PAGE 1 OF 1 |

[^0] rights of others.
onsemi, OnSeMi., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use onsemi products for any such unintended or unauthorized application, Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that onsemi was negligent regarding the design or manufacture of the part. onsemi is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner

## PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:
Email Requests to: orderlit@onsemi.com
onsemi Website: www.onsemi.com


[^0]:    ON Semiconductor and ON are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the

