

SN74LVC1G374

www.ti.com

SCES520C - DECEMBER 2003 - REVISED DECEMBER 2013

# Single D-Type Flip-Flop With 3-State Output

Check for Samples: SN74LVC1G374

### **FEATURES**

- Available in the Texas Instruments NanoStar™ and NanoFree<sup>™</sup> Packages
- Supports 5-V V<sub>CC</sub> Operation
- Inputs Accept Voltages to 5.5 V
- Provides Down Translation to V<sub>CC</sub>
- Max t<sub>pd</sub> of 4 ns at 3.3 V
- Low Power Consumption, 10-µA Max I<sub>CC</sub>
- ±24-mA Output Drive at 3.3 V
- Ioff Supports Live Insertion, Partial-Power-**Down Mode, and Back Drive Protection**
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)
  - 1000-V Charged-Device Model (C101)

### DESCRIPTION

This single D-type latch is designed for 1.65-V to 5.5-V V<sub>CC</sub> operation.

The SN74LVC1G374 features a 3-state output designed specifically for driving highly capacitive or relatively low-impedance loads. This device is particularly suitable for implementing buffer registers, input/output (I/O) ports, bidirectional bus drivers, and working registers.

NanoStar<sup>™</sup> and NanoFree<sup>™</sup> package technology is a major breakthrough in IC packaging concepts, using the die as the package.


On the positive transition of the clock (CLK) input, the Q output is set to the logic level set up at the data (D) input.

A buffered output-enable  $(\overline{OE})$  input can be used to place the output in either a normal logic state (high or low logic levels) or the high-impedance state. In the high-impedance state, the output neither loads nor drives the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without interface or gullug components.

OE does not affect the internal operations of the flipflop. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to V<sub>CC</sub> through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.



See mechanical drawings for dimensions.

A A

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. NanoStar, NanoFree are trademarks of Texas Instruments.

#### SCES520C - DECEMBER 2003 - REVISED DECEMBER 2013




www.ti.com



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

	Functi	on Ta	ble									
	INPUTS											
OE	CLK	D	Q									
L	↑	L	L									
L	Ť	Н	Н									
L	H or L	Х	Q									
н	Х	х	Z									

#### Logic Diagram (Positive Logic)



### Absolute Maximum Ratings<sup>(1)</sup>

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage range		-0.5	6.5	V
VI	Input voltage range <sup>(2)</sup>		-0.5	6.5	V
Vo	Voltage range applied to any output in the high-impo	edance or power-off state <sup>(2)</sup>	-0.5	6.5	V
Vo	Voltage range applied to any output in the high or lo	ow state <sup>(2) (3)</sup>	-0.5	V <sub>CC</sub> + 0.5	V
I <sub>IK</sub>	Input clamp current	V <sub>1</sub> < 0		-50	mA
I <sub>OK</sub>	Output clamp current	V <sub>O</sub> < 0		-50	mA
I <sub>O</sub>	Continuous output current			±50	mA
	Continuous current through V <sub>CC</sub> or GND			±100	mA
		DBV package		165	
$\theta_{JA}$	Package thermal impedance <sup>(4)</sup>	DCK package		259	°C/W
		YEP/YZP package		123	
T <sub>stg</sub>	Storage temperature range		-65	150	°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.

(3) The value of  $V_{CC}$  is provided in the recommended operating conditions table.

(4) The package thermal impedance is calculated in accordance with JESD 51-7.



#### www.ti.com

#### SCES520C - DECEMBER 2003 - REVISED DECEMBER 2013

### **Recommended Operating Conditions**<sup>(1)</sup>

			MIN	MAX	UNIT
M	Supply voltage	Operating	1.65	5.5	V
V <sub>CC</sub>	Supply voltage	Data retention only	1.5		V
		V <sub>CC</sub> = 1.65 V to 1.95 V	$0.65 \times V_{CC}$		
V		$V_{CC}$ = 2.3 V to 2.7 V	1.7		V
VIH	High-level input voltage	$V_{CC} = 3 V$ to 3.6 V	2		v
		$V_{CC}$ = 4.5 V to 5.5 V	$0.7 \times V_{CC}$		
		$V_{CC} = 1.65 \text{ V} \text{ to } 1.95 \text{ V}$		$0.35 \times V_{CC}$	
\ <i>\</i>		$V_{CC}$ = 2.3 V to 2.7 V		0.7	V
V <sub>IL</sub>	Low-level input voltage	$V_{CC} = 3 V \text{ to } 3.6 V$		0.8	V
		$V_{CC}$ = 4.5 V to 5.5 V		$0.3 \times V_{CC}$	
VI	Input voltage		0	5.5	V
Vo	Output voltage		0	$V_{CC}$	V
		V <sub>CC</sub> = 1.65 V		-4	
		$V_{CC} = 2.3 V$		-8	
I <sub>OH</sub>	High-level output current	$V_{CC} = 3 V$		-16	mA
		$v_{CC} = 3 v$		-24	
		$V_{CC} = 4.5 V$		-32	
		V <sub>CC</sub> = 1.65 V		4	
		$V_{CC} = 2.3 V$		8	
I <sub>OL</sub>	Low-level output current			16	mA
		$V_{CC} = 3 V$		24	
		V <sub>CC</sub> = 4.5 V		32	
		$V_{CC} = 1.8 \text{ V} \pm 0.15 \text{ V}, 2.5 \text{ V} \pm 0.2 \text{ V}$		20	
Δt/Δv	Input transition rise or fall rate	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		10	ns/V
		$V_{CC} = 5 V \pm 0.5 V$		5	
T <sub>A</sub>	Operating free-air temperature	· · · · · ·	-40	125	°C

(1) All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004. SCES520C - DECEMBER 2003 - REVISED DECEMBER 2013

### TEXAS INSTRUMENTS

www.ti.com

### **Electrical Characteristics**

over recommended operating free-air temperature range (unless otherwise noted)

	TEST CONDITIONS		-40°0	C to 85°C		-40°C	to 125°C		UNIT
PARAMETER	TEST CONDITIONS	V <sub>cc</sub>	MIN	TYP <sup>(1)</sup>	MAX	MIN	TYP <sup>(1)</sup>	MAX	UN
	I <sub>OH</sub> = -100 μA	1.65 V to 5.5 V	V <sub>CC</sub> - 0.1			V <sub>CC</sub> – 0.1			
	$I_{OH} = -4 \text{ mA}$	1.65 V	1.2			1.2			
V <sub>OH</sub>	$I_{OH} = -8 \text{ mA}$	2.3 V	1.9			1.9			v
0.11	I <sub>OH</sub> = -16 mA	3 V	2.4			2.4			
	$I_{OH} = -24 \text{ mA}$	3 V	2.3			2.3			
	I <sub>OH</sub> = -32 mA	4.5 V	3.8			3.8			
	I <sub>OL</sub> = 100 μA	1.65 V to 5.5 V			0.1			0.1	
V <sub>OL</sub>	I <sub>OL</sub> = 4 mA	1.65 V			0.45			0.45	
	I <sub>OL</sub> = 8 mA	2.3 V			0.3			0.3	l v
02	I <sub>OL</sub> = 16 mA	0.1/			0.4			0.4	
	I <sub>OL</sub> = 24 mA	3 V			0.55			0.65	
	I <sub>OL</sub> = 32 mA	4.5 V			0.55			0.65	
l <sub>l</sub>	V <sub>I</sub> = 5.5 V or GND	0 to 5.5 V			±1			±2	μı
I <sub>OZ</sub>	$V_0 = 0 \text{ to } 5.5 \text{ V}$				±5			±5	μ
I <sub>off</sub>	$V_{\rm I}$ or $V_{\rm O}$ = 5.5 V	0			±10			±10	µ۸
I <sub>CC</sub>	$V_{I} = 5.5 \text{ V or GND}, I_{O} = 0$	1.65 V to 5.5 V			10			10	μ
ΔI <sub>CC</sub>	One input at $V_{CC} - 0.6 V$ , Other inputs at $V_{CC}$ or GND	3 V to 5.5 V			500			500	μ
Ci	$V_{I} = V_{CC}$ or GND	3.3 V		3			3		pl
Co	$V_{O} = V_{CC}$ or GND	3.3 V		6			6		pl

(1) All typical values are at  $V_{CC}$  = 3.3 V,  $T_A$  = 25°C.

### **Timing Requirements**

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

			SN74LVC1G374 -40°C to 85°C									
			V <sub>CC</sub> = 1.8 V ± 0.15 V				V <sub>CC</sub> = 3.3 V ± 0.3 V		V <sub>CC</sub> = 5 V ± 0.5 V		UNIT	
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX			
f <sub>clock</sub>	Clock frequency		100		125		150		175	MHz		
tw	Pulse duration, CLK high or low	3.3		3		2.8		2.5		ns		
t <sub>su</sub>	Setup time, data before CLK $\uparrow$	3.5		2.5		2		1.5		ns		
t <sub>h</sub>	Hold time, data after CLK $\uparrow$	3.4		1.6		1.5		1.5		ns		

### **Timing Requirements**

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

	1 5		0 (			, ,	<b>,</b> ,					
			SN74LVC1G374 40°C to 125°C									
		V <sub>CC</sub> = 1.8 V ± 0.15 V				V <sub>CC</sub> = 3.3 V ± 0.3 V		V <sub>CC</sub> = 5 V ± 0.5 V		UNIT		
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX			
f <sub>clock</sub>	Clock frequency		100		125		150		175	MHz		
t <sub>w</sub>	Pulse duration, CLK high or low	3.3		3		2.8		2.5		ns		
t <sub>su</sub>	Setup time, data before CLK $\uparrow$	3.5		2.5		2		1.5		ns		
t <sub>h</sub>	Hold time, data after CLK $\uparrow$	3.4		1.6		1.5		1.5		ns		



SCES520C - DECEMBER 2003 - REVISED DECEMBER 2013

www.ti.com

#### **Switching Characteristics**

over recommended operating free-air temperature range,  $C_L = 15 \text{ pF}$  (unless otherwise noted) (see Figure 1)

						SN74LV0 -40°C to					
PARAMETER	FROM INPUT	TO (OUTPUT)		V <sub>CC</sub> = 1.8 V ± 0.15 V		V <sub>CC</sub> = 2.5 V ± 0.2 V		3.3 V 8 V	V <sub>CC</sub> = 5 V ± 0.5 V		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f <sub>max</sub>			100		125		150		175		MHz
t <sub>pd</sub>	CLK	Q	2.5	15	2	6	1.4	4	1	3	ns
t <sub>en</sub>	ŌE	Q	2.2	12	2	4.8	1.3	3.8	1.1	2.5	ns
t <sub>dis</sub>	OE	Q	2.2	11	2	4.8	1.6	4.5	1.2	3.1	ns

### **Switching Characteristics**

over recommended operating free-air temperature range,  $C_L = 30 \text{ pF}$  or 50 pF (unless otherwise noted) (see Figure 2)

			SN74LVC1G374 –40°C to 85°C								
PARAMETER	FROM INPUT	TO (OUTPUT)	V <sub>CC</sub> = 1.8 V ± 0.15 V		V <sub>CC</sub> = 2.5 V ± 0.2 V		V <sub>CC</sub> = 3.3 V ± 0.3 V		V <sub>CC</sub> = 5 V ± 0.5 V		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f <sub>max</sub>			100		125		150		175		MHz
t <sub>pd</sub>	CLK	Q	2.7	18.3	1.8	8.2	1.6	6	1	4	ns
t <sub>en</sub>	OE	Q	2	13	1.5	6.3	0.9	5	0.7	3.5	ns
t <sub>dis</sub>	OE	Q	2	14	1.1	5.3	1.4	4.5	0.8	3.1	ns

### Switching Characteristics

over recommended operating free-air temperature range,  $C_L = 30 \text{ pF}$  or 50 pF (unless otherwise noted) (see Figure 2)

				SN74LVC1G374 -40°C to 125°C								
PARAME	TER	FROM INPUT	TO (OUTPUT)	V <sub>CC</sub> = 1.8 V ± 0.15 V		V <sub>CC</sub> = 2.5 V ± 0.2 V		V <sub>CC</sub> = 3.3 V ± 0.3 V		V <sub>CC</sub> = 5 V ± 0.5 V		UNIT
				MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f <sub>max</sub>				100		125		150		175		MHz
t <sub>pd</sub>		CLK	Q	2.7	18.3	1.8	10.2	1.6	7	1	5	ns
t <sub>en</sub>		OE	Q	2	14	1.5	8.3	0.9	6.5	0.7	5.5	ns
t <sub>dis</sub>		ŌĒ	Q	2	16	1.1	7.3	1.4	6	0.8	5.1	ns

### **Operating Characteristics**

 $T_A = 25^{\circ}C$ 


	PARAMETER		TEST CONDITIONS	V <sub>CC</sub> = 1.8 V TYP	V <sub>CC</sub> = 2.5 V TYP	V <sub>CC</sub> = 3.3 V TYP	V <sub>CC</sub> = 5 V TYP	UNIT
0	Power dissipation	Outputs enabled	f 10 MU	24	24	25	27	pF
Cp	d capacitance	Outputs disabled	f = 10 MHz	8	8	9	11	pΕ



www.ti.com

#### SCES520C - DECEMBER 2003 - REVISED DECEMBER 2013

#### PARAMETER MEASUREMENT INFORMATION



NOTES: A.  $C_{L}$  includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
  C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z<sub>0</sub> = 50 Ω.
- D. The outputs are measured one at a time, with one transition per measurement.
- E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
- F.  $t_{pZL}$  and  $t_{pHZ}$  are the same as  $t_{en}$ .
- G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .
- H. All parameters and waveforms are not applicable to all devices.

#### Figure 1. Load Circuit and Voltage Waveforms




www.ti.com

## SN74LVC1G374


SCES520C – DECEMBER 2003 – REVISED DECEMBER 2013


#### PARAMETER MEASUREMENT INFORMATION (continued)




TEST	S1
$t_{PLH}/t_{PHL}$	Open
$t_{PLZ}/t_{PZL}$	VLOAD
t <sub>PHZ</sub> /t <sub>PZH</sub>	GND

	INF	PUTS	V V			_	
V <sub>cc</sub>	V	t,/t,	V <sub>M</sub>	VLOAD	C	R	V
1.8 V ± 0.15 V	V <sub>cc</sub>	≤2 ns	V <sub>cc</sub> /2	2 × V <sub>cc</sub>	30 pF	<b>1 k</b> Ω	0.15 V
$2.5~V~\pm~0.2~V$	$V_{cc}$	≤2 ns	V <sub>cc</sub> /2	2 × V <sub>cc</sub>	30 pF	<b>500</b> Ω	0.15 V
$3.3~V\pm0.3~V$	3 V	≤2.5 ns	1.5 V	6 V	50 pF	<b>500</b> Ω	0.3 V
$5~V~\pm~0.5~V$	$V_{cc}$	≤2.5 ns	V <sub>cc</sub> /2	2 × V <sub>cc</sub>	50 pF	<b>500</b> Ω	0.3 V







NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
  C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z₀ = 50 Ω.
- D. The outputs are measured one at a time, with one transition per measurement.
- E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
- F.  $t_{PZL}$  and  $t_{PHZ}$  are the same as  $t_{en}$ .
- G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .
- H. All parameters and waveforms are not applicable to all devices.

#### Figure 2. Load Circuit and Voltage Waveforms

SCES520C - DECEMBER 2003-REVISED DECEMBER 2013

# **REVISION HISTORY**

### Changes from Revision B (September 2006) to Revision C Page Removed Ordering Information table. 2 Updated operating temperature range. ..... 3



www.ti.com



### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
	(1)		3		,	(2)	(6)	(3)		(4/5)	
74LVC1G374DCKRG4	ACTIVE	SC70	DCK	6	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	D45	Samples
SN74LVC1G374DBVR	ACTIVE	SOT-23	DBV	6	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	(CA45, CA4R)	Samples
SN74LVC1G374DCKR	ACTIVE	SC70	DCK	6	3000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	(D45, D4J, D4R)	Samples
SN74LVC1G374YZPR	ACTIVE	DSBGA	YZP	6	3000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 85	D4N	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



# PACKAGE OPTION ADDENDUM

10-Dec-2020

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN74LVC1G374 :

• Automotive: SN74LVC1G374-Q1

NOTE: Qualified Version Definitions:

• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

## PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

### TAPE AND REEL INFORMATION





### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
74LVC1G374DCKRG4	SC70	DCK	6	3000	178.0	9.2	2.4	2.4	1.22	4.0	8.0	Q3
SN74LVC1G374DBVR	SOT-23	DBV	6	3000	180.0	8.4	3.23	3.17	1.37	4.0	8.0	Q3
SN74LVC1G374DBVR	SOT-23	DBV	6	3000	178.0	9.2	3.3	3.23	1.55	4.0	8.0	Q3
SN74LVC1G374DCKR	SC70	DCK	6	3000	180.0	8.4	2.41	2.41	1.2	4.0	8.0	Q3
SN74LVC1G374DCKR	SC70	DCK	6	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
SN74LVC1G374DCKR	SC70	DCK	6	3000	178.0	9.2	2.4	2.4	1.22	4.0	8.0	Q3
SN74LVC1G374YZPR	DSBGA	YZP	6	3000	178.0	9.2	1.02	1.52	0.63	4.0	8.0	Q1

TEXAS INSTRUMENTS

www.ti.com

## PACKAGE MATERIALS INFORMATION

2-Feb-2020



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
74LVC1G374DCKRG4	SC70	DCK	6	3000	180.0	180.0	18.0
SN74LVC1G374DBVR	SOT-23	DBV	6	3000	202.0	201.0	28.0
SN74LVC1G374DBVR	SOT-23	DBV	6	3000	180.0	180.0	18.0
SN74LVC1G374DCKR	SC70	DCK	6	3000	202.0	201.0	28.0
SN74LVC1G374DCKR	SC70	DCK	6	3000	180.0	180.0	18.0
SN74LVC1G374DCKR	SC70	DCK	6	3000	180.0	180.0	18.0
SN74LVC1G374YZPR	DSBGA	YZP	6	3000	220.0	220.0	35.0

DCK (R-PDSO-G6)

PLASTIC SMALL-OUTLINE PACKAGE



- NOTES: A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
  - D. Falls within JEDEC MO-203 variation AB.



## LAND PATTERN DATA



NOTES:

- A. All linear dimensions are in millimeters.B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



# **DBV0006A**



## **PACKAGE OUTLINE**

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.2. This drawing is subject to change without notice.3. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.25 per side.

- 4. Leads 1,2,3 may be wider than leads 4,5,6 for package orientation. 5. Refernce JEDEC MO-178.



# **DBV0006A**

# **EXAMPLE BOARD LAYOUT**

## SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



## **DBV0006A**

# **EXAMPLE STENCIL DESIGN**

## SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



# **YZP0006**



# **PACKAGE OUTLINE**

## DSBGA - 0.5 mm max height

DIE SIZE BALL GRID ARRAY



NOTES:

NanoFree Is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice.
- 3. NanoFree<sup>™</sup> package configuration.



# YZP0006

# **EXAMPLE BOARD LAYOUT**

## DSBGA - 0.5 mm max height

DIE SIZE BALL GRID ARRAY



NOTES: (continued)

4. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For more information, see Texas Instruments literature number SBVA017 (www.ti.com/lit/sbva017).



# YZP0006

# **EXAMPLE STENCIL DESIGN**

## DSBGA - 0.5 mm max height

DIE SIZE BALL GRID ARRAY



NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.



### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (https://www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021, Texas Instruments Incorporated