

Sample &

Buv





Reference

Design

SNVS961E - APRIL 2013-REVISED JANUARY 2016

LM5023 AC-DC Quasi-Resonant Current Mode PWM Controller

Technical

Documents

1 Features

- Critical Conduction Mode
- Peak-Current Mode Control
- Skip-Cycle Mode for Low-Standby Power
- Hiccup Mode for Continuous Overload Protection
- Cycle-by-Cycle Overcurrent Protection Maintains Accuracy Over the Universal AC Line
- Line-Voltage Feedforward
- OVP Protection by Sensing the Auxiliary Winding
- Integrated 0.7-A Peak Gate Driver
- Direct Opto-Coupler Interface
- Leading Edge Blanking of Current Sense Signal
- Maximum Frequency Clamp 130 kHz
- Programmable Soft-Start
- Thermal Shutdown
- 8-Pin VSSOP Package
- Create a Custom Design using the LM5023 with the WEBENCH Power Designer

2 Applications

- Universal Input AC-to-DC Notebook Adapters from 10 W to 65 W
- High-Efficiency Housekeeping and Auxiliary Power Supplies
- Battery Chargers
- Consumer Electronics (DVD Players, Set-Top Boxes, DTV, Gaming, Printers)

3 Description

Tools &

Software

The LM5023 is a quasi-resonant pulse width modulated (PWM) controller which contains all of the features needed to implement a highly efficient offline power supply. The LM5023 uses the transformer auxiliary winding for demagnetization detection to ensure critical conduction mode (CrCM) operation. The LM5023 features a hiccup mode for overcurrent protection with an auto restart to reduce the stress on the power components during an overload. A skip-cycle mode reduces power consumption at light loads for energy conservation applications (ENERGY STAR[®], CEPCP, and so forth). The LM5023 also uses the transformer auxiliary winding for output overvoltage protection (OVP); if an OVP fault is detected the LM5023 latches off the controller.


Support &

Community

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)		
LM5023	VSSOP (8)	3.00 mm × 3.00 mm		

(1) For all available packages, see the orderable addendum at the end of the data sheet.



Simplified Schematic

Table of Contents

1		ures 1
2	Арр	lications 1
3	Des	cription 1
4	Rev	ision History 2
5	Pin	Configuration and Functions 3
6	Spe	cifications
	6.1	Absolute Maximum Ratings 4
	6.2	ESD Ratings 4
	6.3	Recommended Operating Conditions 4
	6.4	Thermal Information 5
	6.5	Electrical Characteristics5
	6.6	Typical Characteristics 7
7	Deta	ailed Description 8
	7.1	Overview
	7.2	Functional Block Diagram 9
	7.3	Feature Description 10

	7.4	Device Functional Modes	18
8	Арр	lication and Implementation	19
	8.1	Application Information	19
	8.2	Typical Application	19
9	Pow	er Supply Recommendations	29
10	Lay	out	29
	10.1	Layout Guidelines	29
	10.2	Layout Example	30
11	Dev	ice and Documentation Support	31
	11.1	Custom Design with WEBENCH Tools	31
	11.2	Receiving Notification of Documentation Updates	31
	11.3	Community Resources	31
	11.4	Trademarks	31
	11.5		
	11.6	Glossary	31
12		hanical, Packaging, and Orderable	
	Info	rmation	31

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision D (January 2014) to Revision E

	Added I M5023 Pin Configuration	3
С	Changes from Revision C (August, 2013) to Revision D	Page
	Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Devi and Documentation Support section, and Mechanical, Packaging, and Orderable Information section	
•	 Added Pin Configuration and Functions section, ESD Rating table, Feature Description section, Device Function 	

•	Changed FUNCTIONAL BLOCK DIAGRAM.	. 9
•	Added VCC < VCC(on) the current consumption	11
•	Changed IQR equation from R _{OFFSET} to R1	24
•	Changed Current Feed Forward resistor value from 1 k Ω to 6.6 k Ω .	25

STRUMENTS


XAS

Page



LM5023 SNVS961E – APRIL 2013–REVISED JANUARY 2016

5 Pin Configuration and Functions



Pin Functions

PIN		TYPE	DESCRIPTION		
NAME	NO.	TYPE	DESCRIPTION		
COMP	4	I	Control input for the pulse width modulator and skip cycle comparators. COMP pullup is provided by an internal 42 -k Ω resistor which may be used to bias an opto-coupler transistor.		
CS	5	I	Current sense input for current-mode control and over-current protection. Current limiting is accomplished using a dedicated current sense comparator. If the CS comparator input exceeds 0.5 V, the OUT pin switches low for cycle-by-cycle current limit. CS is held low for 130 ns after OUT switches high to blank the leading edge current spike.		
GND	6	G	Ground connection return for internal circuits.		
OUT	7	0	High current output to the external MOSFET gate input with source/sink current capability of 0.3 A and 0.7 A respectively.		
QR	1	I	The auxiliary flyback winding of the power transformer is monitored to detect the quasi-resonant operation. The peak-auxiliary voltage is sensed to detect an output overvoltage (OVP) fault and shuts down the controller.		
SS	3	0	An external capacitor and an internal 22-µA current source sets the soft-start ramp.		
VSD	2	0	Connect this pin to the gate of the external start-up circuit FET; it disables the start-up FET after VCC is valid.		
VCC	8	Р	VCC provides bias to controller and gate drive sections of the LM5023. An external capacitor must be connected from this pin to ground.		

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾⁽²⁾

			MIN	MAX	UNIT
I _{QR}	Negative injection current when the QR pin is	being driven below ground		4	mA
VSD	Maximum voltage		-0.3	45	V
I _{VSD}	VSD clamp continuous current			500	μA
V _{IN}	Voltage range SS, COMP, QI	SS, COMP, QR	-0.3	7	V
		CS	-0.3	1.25	V
OUT	Gate-drive voltage at DRV		-0.3	Self-limiting	V
I _{OUT}	Peak OUT current, source			0.3	А
I _{OUT}	Peak OUT current sink			0.7	А
VCC	Bias supply voltage		-0.3	16	V
TJ	Operating junction temperature		-40	125	٥C
T _{stg}	Storage temperature		-55	150	°C

(1) Stresses beyond those listed under may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

6.2 ESD Ratings

			VALUE	UNIT
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	V
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 $^{\left(2\right) }$	±1000	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

		MIN	MAX	UNIT
VCC	Bias supply voltage	8	14	V
I _{VSD}	VSD Current	2	100	μA
I _{QR}	QR pin current	1	4	mA
TJ	Junction temperature	-40	125	°C

6.4 Thermal Information

		LM5023	
	THERMAL METRIC ⁽¹⁾	DGK (VSSOP)	UNIT
		8 PINS	
R_{\thetaJA}	Junction-to-ambient thermal resistance	168.6	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	59.6	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	88.8	°C/W
ΨJT	Junction-to-top characterization parameter	7.1	°C/W
ΨЈВ	Junction-to-board characterization parameter	87.5	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

6.5 Electrical Characteristics

Minimum and maximum apply over the junction temperature range of -40 to $+125^{\circ}$ C. Minimum and maximum limits are specified through test, design, or statistical correlation. Typical values represent the most likely parametric norm at $+25^{\circ}$ C, and are provided for reference purposes only. Unless otherwise specified, the following conditions apply: VCC = 10 V, F_{SW} = 100 kHz 50% duty cycle, no load on OUT.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
BIAS SUPP	PLY INPUT					
VCC _{ON}	Controller enable threshold		12	12.8	13.5	V
VCC _{OFF}	Minimum operating voltage		7	7.5	8	V
V _{RST}	Internal logic reset (fault latch)	VCC falling < V _{RST}	4.5	5	5.5	V
ICC _{ST}	ICC current while in standby mode	COMP = 0.5 V, CS = 0 V, no switching		340	420	μA
ICC _{OP}	Operating supply current	COMP = 2.25 V, OUT switching		800		μA
SHUTDOW	N CONTROL (VSD PIN)					
I _{VSD OFF}	Off state leakage current			0.1		μA
V _{VSD ON1}	ON state pulldown voltage at 10 µA	After VCC _{ON} (I_{VSD} = 10 μ A)		0.65		V
V _{VSD_ON2}	ON state pulldown voltage at 100 µA	After VCC _{ON} (I_{VSD} = 100 µA)		0.84		V
SKIP CYCL	E MODE COMPARATOR					
V _{SKIP}	Skip cycle mode enable threshold	COMP falling	70	120	170	mV
V _{SK-HYS}	Skip cycle mode hysteresis			12		mV
QR DETEC	т					
V _{OVP}	Overvoltage comparator threshold		2.85	3	3.17	V
T _{OVP}	Sample delay for OVP		870	1050	1270	ns
V _{DEM}	VDEM demagnetization threshold			0.35		V
F _{MAX}	Maximum frequency		114	130	148	kHz
T _{RST}	T _{RESTART}		9.4	12	15.7	μs
PWM COM	PARATORS					
T _{PPWM}	COMP to OUT propagation delay	COMP set to 2 V, CS stepped 0 to 0.4 V, time to OUT transition low, $C_{LOAD} = 0$		20		ns
D _{MIN}	Minimum duty cycle	COMP = 0 V			0%	
G _{COMP}	COMP to PWM comparator gain			0.33		
V _{COMP-O}	COMP open circuit voltage	$I_{COMP} = 20 \ \mu A$	4.3	4.9	5.8	V
V _{COMP-H}	COMP at maximum VCS			2.25		V
I _{COMP}	COMP short circuit current	COMP = 0 V		-132		μA
R _{COMP}	R pullup		41	45	49	kΩ


Electrical Characteristics (continued)

Minimum and maximum apply over the junction temperature range of -40 to +125°C. Minimum and maximum limits are specified through test, design, or statistical correlation. Typical values represent the most likely parametric norm at +25°C, and are provided for reference purposes only. Unless otherwise specified, the following conditions apply: VCC = 10 V, F_{SW} = 100 kHz 50% duty cycle, no load on OUT.


	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
CURRENT	LIMIT					
V _{CS}	Cycle-by-cycle sense voltage limit threshold		450	500	550	mV
T _{LEB}	Leading edge blanking time			130		ns
T _{PCS}	Current limit to OUT delay	CS step from 0 to 0.6 V time to onset of OUT transition low, $C_{LOAD} = 0$		22		ns
R _{LEB}	CS blanking sinking impedance			15	35	Ω
G _{CM}	Current mirror gain	I _{QR} = 2 mA		100		A/A
V _{FF}	Line-current feedforward	I _{QR} = 2 mA		140		mV
HICCUP M	ODE				j.	
T _{OL} _10	Over load detection timer	I _{VSD} = 10 μA		12		ms
T _{OL} _100	Over load detection timer	I _{VSD} = 100 μA		1.2		ms
OUTPUT O	GATE DRIVER					
V _{OH}	OUT high saturated	I _{OUT} = 50 mA, VCC-OUT		0.3	1.1	V
V _{OL}	OUT low saturated	I _{OUT} = 100 mA		0.3	1	V
I _{PH}	Peak OUT source current	OUT = VCC/2		0.3		А
I _{PL}	Peak OUT sink current	OUT = VCC/2		0.7		А
t _r	Rise time	$C_{LOAD} = 1 \text{ nF}$		25		ns
t _f	Fall time	C _{LOAD} = 1 nF		15		ns
SOFT-STA	RT					
I _{SS}	Soft-start current		17	22	30	μA
THERMAL						
T _{SD}	Thermal shutdown temperature			165		°C



6.6 Typical Characteristics



Typical Characteristics (continued)



7 Detailed Description


7.1 Overview

The LM5023 is a quasi-resonant PWM controller which contains all of the features needed to implement a highly efficient off-line power supply. The LM5023 uses the transformer auxiliary winding for demagnetization detection to ensure quasi-resonant operation (valley-switching) to minimize switching losses. For applications that need to meet the ENERGY STAR low standby power requirements, the LM5023 features an extremely low lq current (346 μ A) and skip-cycle mode which reduces power consumption at light loads. The LM5023 uses a feedback signal from the output to provide a very accurate output-voltage regulation <1%. To reduce overheating and stress during a sustained overload conditions the LM5023 offers a hiccup mode for over-current protection and provides a current-limit restart timer to disable the outputs and forcing a delayed restart (hiccup mode).

For offline start-up, an external depletion mode N-channel MOSFET can be used. This method is recommended for applications where a very low standby power (<50 mW) is required. For application where a low standby power is not as critical, an enhancement mode, N-channel MOSFET can be used. If an OV is detected on the auxiliary winding (QR pin), the device permanently latches off, requiring recycling of power to restart. VCC voltage must be brought lower than V_{RST} to reset the latch. Additional features include line-current feedforward, pulse-by-pulse current limit, and a maximum frequency clamp of 130 kHz.



7.2 Functional Block Diagram





7.3 Feature Description

7.3.1 Detailed Pin Description

7.3.1.1 QR Pin

The QR pin is connected to the auxiliary winding voltage divider and valley-switching delay capacitor which are also connected to GND. The auxiliary winding is monitored to detect quasi-resonant operation. The pin is also used to detect an output OV fault, which results in shutdown of the converter. Connect the capacitor and divider low-side resistor with short traces to the QR and GND pins. Avoid high dV/dt traces close to the QR pin connection and net.

7.3.1.2 VSD Pin

The VSD pin is connected to the gate of an external high-voltage start-up MOSFET. The VDS pin controls the gate of the external start-up MOSFET. When the V_{CC} exceeds $V_{CC(on)}$, the VSD pin is pulled low which turns off the start-up MOSFET. Avoid high frequency or high dV/dt traces close to this net.

7.3.1.3 SS Pin

The SS pin is connected to a capacitor selected to control the start-up soft-start time. Place a high quality ceramic capacitor with short traces to SS and GND.

7.3.1.4 COMP Pin

The COMP pin is the input to the pulse width modulator, and skip cycle comparators. There is an internal pull up resistance of 42-k Ω on the COMP pin. Traces from the opto-coupler to the COMP pin should have minimal loop area. It is recommended to shield the COMP trace with ground planes to minimize noise pick up. If a capacitor connects to COMP and GND use short traces.

7.3.1.5 CS Pin

CS is the current sense input for current mode control, and peak current limit. A small ceramic filter capacitor may be placed on CS to GND with short traces, to filter any ringing present during the MOSFET turn on. The current sense resistor current should be returned to the bulk capacitor ground terminal to minimize the primary high current loop area.

7.3.1.6 GND Pin

The GND pin is the signal and power reference for the controller. The GND pin should be connected to the VCC capacitor with a short trace, and be kelvin connected to be the ground reference for components connected to the signal pins.

7.3.1.7 OUT Pin

The OUT pin is connected to the primary MOSFET typically through a small resistance to limit switching speed of the MOSFET. This pin generates high dV/dt signals and should be routed as far away from the signal pins as possible.

7.3.1.8 VCC Pin

The VCC pin must be decoupled to GND with a good quality, low ESR, low ESL ceramic bypass capacitors with short traces to the VCC and GND pins. Additional bulk capacitance may be required to maintain VCC during start-up, but always use a ceramic bypass capacitor as well.



Feature Description (continued)

7.3.2 Start-Up

Referring to Figure 9, when the AC rectified line voltage is applied to the bulk-energy-storage capacitor; the N-channel depletion mode MOSFET is turned on and supplies the charging current to the VCC capacitor. When the voltage on the VCC pin reaches 12.5-V typical, the PWM controller, soft-start circuit and gate driver are enabled.

When the LM5023 is enabled and the OUT drive signal starts switching the flyback MOSFET, energy is being stored and then transferred from the transformer primary to the secondary windings. A bias winding, shown in Figure 9, delivers energy to the VCC capacitor to sustain the voltage on the VCC pin. The voltage supplied from the auxiliary winding should be within the range of 10 V to 14 V (where 16 V is the absolute maximum rating).

After reaching the VCC_{ON} threshold, the LM5023 VSD open drain output, which is pulled up to VCC during startup, goes low. This applies a negative gate to source voltage on the depletion mode MOSFET turning it off. This disables the high-voltage start-up circuit. The high-voltage start-up circuit can be implemented in either of two ways; the first is shown in Figure 9, which uses an N-channel depletion mode FET, the second is shown in Figure 10, which uses an N-channel enhancement mode FET. The circuit using the depletion mode FET will have the lowest standby power. The standby power consumption of the FET is the voltage across the start-up FET multiplied by the drain-to-source cutoff current with gate negatively biased, this is typically 0.1 μ A.

Standby power of the start-up FET calculation is shown in Equation 1 through Equation 5.

$$V_{IN} = 230 V_{AC}$$
 (1)
VCC = 10 V (2)

$$V_{DC(max)} = 230 V_{AC} \times \sqrt{2} = 325 V_{DC}$$
(3)

$$I_{D(off)} = 0.1 \, \mu A$$

where

•
$$I_{D(off)}$$
 is the depletion mode FETs leakage current (4)

$$Pd = I_{D(off)} \times V_{DC(max)} = 0.1 \mu A \times 325 V_{DC} = 32.5 \mu W$$
(5)

When VCC < VCC_{ON} the standby current consumption of the IC = $I_{CC(st)}$, nominally 340 μ A.




Figure 9. Start-Up With a Depletion Mode FET



(9)

(10)

Feature Description (continued)

An alternative start-up circuit employs an enhancement mode FET with pull-up resistors connected from the rectified DC bus to the gate of the FET, Figure 10. After the input AC power is applied, the enhancement mode FET supplies the charging current to the VCC capacitor C_{VCC} . After reaching the VCC_{ON} threshold, the LM5023 VSD open drain output, which is pulled up to VCC during start-up, goes low. This grounds the gate of the start-up MOSFET, turning it off. The start-up resistors are always in the circuit, therefore the standby power consumed will be higher than if a depletion mode FET were used.

$$V_{IN} = 230 V_{AC}$$
 (6)
 $VCC = 10 V$ (7)
 $V_{DC(max)} = 230 V_{AC} \times \sqrt{2} = 325 V_{DC}$ (8)

$$R_{\text{START-UP}} = 10 M\Omega$$






Figure 10. Start-Up With an Enhancement Mode FET



Feature Description (continued)

7.3.3 Quasi-Resonant Operation

A quasi-resonant controlled flyback converter operates by storing energy in the transformer's primary during the MOSFET's on-time. During the on-time (t_{ON}) V_{IN} is applied across the primary of the transformer. The primary current starts out at zero and ramps towards a peak value (I_{PEAK}). When the peak-primary current reaches the feedback compensation error voltage the PWM comparator resets the output drive, turning off the MOSFET. Due to the phasing of the transformer, the output diode is reverse-biased during the MOSFET on-time.

During the MOSFET's off time the output diode is forward biased and the stored energy in the transformer primary inductor is transferred to the output. The voltage seen on the secondary winding is V_{OUT} plus the output diode's forward voltage drop, V_F . The current in the secondary winding linearly decreases from $I_{PEAK} \times Np/Ns$ to zero, refer to Figure 12.

When the current in the secondary reaches zero, the transformer is demagnetized, and there is an open circuit on the secondary, and with the primary MOSFET also turned off, there is an open on the primary. A resonant circuit is formed between the transformers primary inductance and the MOSFET output capacitance. The resonant frequency is calculated by Equation 11.

$$\mathsf{FRES} = \frac{1}{2 \times \pi \sqrt{\mathsf{Lp} \times \mathsf{COSS}}}$$

(11)

LM5023

SNVS961E - APRIL 2013-REVISED JANUARY 2016

During the resonant period the drain voltage of the MOSFET will ring down towards ground, refer to Figure 11. When the drain voltage is at its minimum the flyback MOSFET is turned back on. The point where the voltage is at its minimum is calculated by Equation 12.

$$td = \pi \times \sqrt{Lp \times COSS}$$
 (12)





Feature Description (continued)

Transformer demagnetization is detected by sensing the transformers auxiliary winding. When the transformer is demagnetized the auxiliary winding voltage follows the drain of the MOSFET and changes from $V_{OUT} \times N_{AUX}/Ns$ to $-V_{IN} \times N_{AUX}/Np$. Internal to the LM5203 QR pin is a comparator with a 0.35-V reference. As the auxiliary-winding voltage falls below 0.35 V, the voltage is sensed and the comparator sets the PWM flip-flop turning on the flyback MOSFET. Figure 12 shows the QR converter typical waveforms; the auxiliary winding voltage, and primary and secondary current waveforms. It is possible to adjust the delay on the auxiliary winding with a resistor and external capacitor to ensures that the MOSFET switches when its drain voltage is at its minimum. Refer to the schematic in Figure 16 and the section on *Valley Switching* for details. The benefits of QR operation are reduced EMI, and reduced turn-on switching losses.




Figure 12. QR Converter Typical Waveforms



Feature Description (continued)

7.3.4 Quasi-Resonant Operating Frequency

LM5023

When the primary-side flyback MOSFET turns on, the current ramps up until the peak-primary current exceeds the feedback compensation error voltage. When this occurs the PWM comparator resets the output drive, turning off the MOSFET. The current ramps up with a slope shown in Equation 13.

$$\frac{V_{IN}}{Lp} = \frac{di}{dt}$$
(13)

The t_{ON} time of the switch is calculated by Equation 14.

$$t_{ON} = \frac{Lp}{V_{IN}} \times I_{PK}$$
(14)

When the primary-side flyback MOSFET is turned off, the energy stored in the primary inductance is transfer to the secondary inductance, the off time to transfer all of the energy is shown in Equation 15.

$$t_{OFF} = I_{PK} \times \frac{N_{SP} \times Lp}{V_O + Vf}$$

where

$$N_{\rm SP} = N_{\rm S}/N_{\rm P} \tag{15}$$

The total switching period is shown in Equation 15.

$$tp = t_{ON} + t_{OFF} + t_{DLY}$$
(16)

The resonant circuit created by the transformer primary inductance and the MOSFETs switch node capacitance is the t_{DLY} time, refer to Figure 12.

$$t_{\text{DLY}} = \pi \times \sqrt{\text{Lp} \times \text{C}_{\text{SWN}}}$$
(17)

$$P_{OUT} = \frac{1}{2} \times Lp \times I_{PK}^2 \times FREQ \times \eta$$
(18)

Equation 19 represents the relationship of switching frequency, L_P, and N_{PS}.

$$FREQ = \frac{I}{\left(\frac{V_{IN} + (V_O + Vf) \times N_{PS}}{(V_O + Vf) \times N_{PS}}\right)^2 \times \frac{2 \times P_{OUT}}{\eta} \times \frac{Lp}{V_{IN}^2} + t_{DLY}}$$
(19)

The QR flyback converter does not operate at a fixed frequency. The frequency varies with the output load, input line voltage, or a combination of the two. In order to keep LM5023 frequency below the EMI starting limit of 150 kHz per CISPR--22, the LM5023 has an internal timer which prevents the output drive from restarting within 7.69 μ s of the previous driver output (OUT) low-to-high transition. This timer clamps the maximum switching frequency at 130 kHz (typical).



Feature Description (continued)

7.3.5 PWM Comparator

The PWM comparator compares the current sense signal with the loop error voltage from the COMP pin. The COMP pin voltage is reduced by a fixed 0.75-V offset and then attenuated by a 3:1 resistor divider. The PWM comparator input offset voltage is designed such that less than 0.75 V at the COMP pin will result in a zero duty cycle at the controller output.

7.3.6 Soft-Start

The soft-start feature allows the power converter to gradually reach the initial steady state operating point, thereby reducing start-up stresses and current surges. At power on, after the VCC reaches the VCC_{ON} threshold, an internal 22μ A current source charges an external capacitor connected to the SS pin. The capacitor voltage will ramp up slowly and will limit the COMP pin voltage and the duty cycle of the output pulses.

7.3.7 Gate Driver

The LM5023 driver (OUT) was designed to drive the gate of an N-channel MOSFET and is capable of sourcing a peak current of 0.4 A and sinking 0.7 A.

7.3.7.1 Skip-Cycle Operation

During light-load conditions, the efficiency of the switching power supply typically drops as the losses associated with switching and operating bias currents of the converter become a significant percentage of the power delivered to the load. The largest component of the power loss is the switching loss associated with the gate driver and external MOSFET gate charge and the switched-node capacitance energy. Each PWM cycle consumes a finite amount of energy as the MOSFET is turned on and then turned off. These switching losses are proportional to the frequency of operation.

To improve the light-load efficiency the LM5023 enters a skip-cycle mode during light-load conditions. As the output load is decreased, the COMP pin voltage is reduced by the voltage feedback loop to reduce the flyback converters peak-primary current. Referring to the *Functional Block Diagram*, the PWM comparator input tracks the COMP pin voltage through a 0.75-V level-shift circuit and a 3:1 resistor divider. As the COMP pin voltage falls, the input to the PWM comparator falls proportionately. When the PWM comparator input falls to 120 mV, the skip cycle comparator detects the light-load condition and disables output pulses from the controller. The LM5023 also reduces all internal bias currents, while in skip mode, to further reduce quiescent power. The controller continues to skip switching cycles until the power supply output falls and the COMP pin voltage increases to demand more output current. The number of cycles skipped will depend on the load and the response time of the frequency voltage loop compensation network. Eventually the COMP voltage will increase when the voltage loop requires more current to sustain the regulated output voltage. When the PWM comparator input exceeds 155 mV (30-mV hysteresis), normal fixed-frequency switching resumes. Typical light-load operation power-supply designs will produce a short burst of output pulses followed by a long skip-cycle interval (no drive pulses). The result is a large reduction in the average input power.



Feature Description (continued)




Figure 13. LM5023 Modulation Curve

7.3.8 Current Limit and Current Sense

The LM5023 provides a cycle-by-cycle over current protection feature. Current limit is triggered by an internal current sense comparator with a threshold of 500 mV. If the CS pin voltage plus the current limit feedforward signal voltage exceeds 500 mV, the MOSFET drive signal (OUT) will be terminated. An RC filter, located near the LM5023 CS pin is recommended to attenuate the noise coupled from the power FET's gate to source switching. The CS pin capacitance is discharged at the end of each PWM cycle by an internal switch. The discharge switch remains on for an additional 130 ns for leading edge blanking (LEB). LEB prevents the LM5023 current sense comparator from being falsely triggered due to the noise generated by the switch currents initial spike. The LM5023 current sense comparator is very fast and may respond to short-duration noise pulses. Layout considerations are critical for the current-sense filter and sense resistor. The capacitor associated with the CS filter must be placed very close to the device and connected directly to the pins of the device (CS and GND). If a current sense transformer is used, both leads of the transformer secondary should be routed to the sense resistor, which should also be located close to the device. If a current sense resistor located in the power FET's source is used for current sense, a low inductance resistor is required. In this case, all of the noise-sensitive low-current grounds should be connected in common near the device and then a single connection should be made.

7.4 Device Functional Modes

According to the input voltage, the VCC voltage, and the output load conditions, the device can operate in different modes:

- At start-up, when VCC is less than the VCC_{ON} threshold, the VSD open drain output is pulled up to VCC which turns on the depletion mode MOSFET. The depletion mode MOSFET charges the VCC capacitor.
- When VCC exceeds the VCC_{ON} threshold, the VSC open drain output is pulled to ground which turns off the depletion mode MOSFET, disabling the high-voltage start-up circuit as long as VCC > V_{CC(off)}.
- At power on, when VCC reaches the VCC_{ON} threshold, the device starts switching to deliver power to the converter output. On initial power up soft-start is initiated by a 22-µA current source that charges a capacitor on the SS pin. The SS pin limits the voltage on the COMP pin voltage and the duty cycle of the OUT pulses.
- Soft-start ends based on the voltage required on the COMP pin to deliver the required power to achieve voltage regulation. Depending on the load condition, the converter operates in normal or skip-cycle mode.
 - Normal mode is the full-load to light-load condition where the controller output is enabled every cycle.
 - Skip-cycle mode occurs at light to no-load where the controller output is disabled based on the COMP pin voltage. The ICC current is reduced to ICC_{ST} when the output is disabled in skip cycle mode.
- The device operation can be stopped by the events listed below:
 - If VCC drops below VCC_{OFF} threshold, the device stops switching and the start-up sequence repeats.
 - If a fault is detected the driver is latched off until VCC reduces to VCC_{OFF}, and the start-up sequence is initiated.
 - If an overload condition exceeds the overload timer duration, the output is turned off until VCC reduces to VCC_{OFF}, and the start-up sequence is initiated.



8 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The LM5023 is a quasi-resonant PWM controller optimized for isolated flyback converters with secondary-side regulation. The controller can be used with single or multiple output converters. Applications include notebook adapters and a variety of consumer and industrial applications. The skip-cycle operation, reduced device bias current and control for high-voltage start-up circuit facilitates achieving low-standby input power.

8.2 Typical Application

This AC-to-DC adapter, 19.2-V, 65-W design example describes the design of a 65-W off-line flyback converter providing 19.2 V at 3.43-A maximum load and operating from a universal AC input. The design uses the LM5023 AC-to-DC quasi-resonant primary-side controller in a DCM type flyback converter and achieves 88% full load efficiency.



LM5023 SNVS961E - APRIL 2013-REVISED JANUARY 2016

J1




Figure 14. LM5023 Typical Application

www.ti.com



8.2.1 Design Requirements

Table 1 lists the design requirements for the LM5023.

	PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNITS
INPUT C	HARACTERISTICS					
V _{IN}	Input voltage		90	115/230	264	V _{AC}
V _{IN}	No load input power	V _{IN} = 230 V	30			mW
OUTPUT	CHARACTERISTICS					
V _{OUT}	Output voltage	V _{IN} = 115 V, I _{OUT} = 3.43 A	19.0	19.2	19.4	V
V _{OUT}	Line regulation	V_{IN} = min to max, I_{OUT} = max			1.0%	
V _{OUT}	Load regulation	V _{IN} = nom, I _{OUT} = no load to max load			1.0%	
V _{OUT}	Output voltage ripple	V _{IN} = nom, I _{OUT} = max load	100			mV _{PP}
I _{OUT}	Output current				3.43	А
V _{OVP}	Output OVP		24			V
М	Load step response	I _{OUT} = 0.343 A to 3.09 A, 3.09 A to 0.343 A	18.7		19.6	V
SYSTEM	S CHARACTERISTICS					
	Switching frequency		130			kHz
η	Full load	V _{IN} = 115/230 V, I _{OUT} = 3.43 A	88%			

Table 1. LM5023 Performance Specifications

8.2.2 Detailed Design Procedure

8.2.2.1 Custom Design with WEBENCH Tools

Click here to create a custom design using the LM5023 device with the WEBENCH[®] Power Designer.

- 1. Start by entering your V_{IN} , V_{OUT} and I_{OUT} requirements.
- 2. Optimize your design for key parameters like efficiency, footprint and cost using the optimizer dial and compare this design with other possible solutions from Texas Instruments.
- 3. WEBENCH Power Designer provides you with a customized schematic along with a list of materials with real time pricing and component availability.
- 4. In most cases, you will also be able to:
 - Run electrical simulations to see important waveforms and circuit performance,
 - Run thermal simulations to understand the thermal performance of your board,
 - Export your customized schematic and layout into popular CAD formats,
 - Print PDF reports for the design, and share your design with colleagues.
- 5. Get more information about WEBENCH tools at www.ti.com/webench.

8.2.2.2 Line Current-Limit Feedforward

In a peak-current mode controlled when the power supply is in an overload, the peak current (measured across the current sense resistor VCS) is compared to a voltage reference for overload protection. If the peak current exceeds the reference the LM5023 controller will turn off the primary-side flyback MOSFET on a cycle-by-cycle basis. However, the primary switch can't be turned off instantly, as there are several unavoidable delays. The first delay is caused by the LEB circuit which provides leading-edge blanking. The second delay is caused by the propagation delay between the detecting point of VCS and the actual turn off of the power MOSFET. The total delay time (t_{PROP}) refer to Figure 15, includes the current limit comparator, the logic, the gate driver, and the power MOSFET turning off.

The propagation delay causes the peak-primary current to overshoot, the overshoot increase the maximum peak current beyond the calculated value. The peak-current overshoot increase as the AC line voltage increase because of the increase in the slope of the primary current, shown in Equation 20.

$$\frac{V_{IN}}{Lp} = \frac{di}{t_{PROP}}$$

(20)

(23)

ISTRUMENTS

FXAS

This increase in the peak-input-current overshoot causes a wide variation of overpower limit in a flyback converter. In Figure 5, the overpower limit increases with the input line voltage because of $I_{PK(max)}$ increase shown in Equation 21 through Equation 23.

$$I_{PK(max)} = \sqrt{\frac{P_{OUT} \times 2}{Lp \times FREQ \times \eta}} + \frac{V_{IN}}{Lp} \times t_{PROP}$$
(21)

$$P_{IN} = \frac{1}{2} \times I_{PK(max)} \times Lp \times FREQ$$
(22)

$$P_{OUT} = \frac{r_{IN}}{n}$$




Figure 15. Line-Current Feedforward

To improve the overpower limit accuracy over the full universal input line, the LM5023 integrates line current limit feedforward. Line current limit feedforward improve the overpower limit by summing a current proportional to the input rectified line into the current sense resistor (R_{SENSE}), refer to Figure 16. The current proportional to the input line biases up the CS pin, this turns off the flyback MOSFET earlier at high input line. This feature compensates for the propagation delays creating a overpower protection that is nearly constant over the universal input line.

To implement line current limit feedforward, the first step is to calculate the QR switching frequency at low line and then at high line when the power supply is operating in current limit.

For this example:

- Lp = 400 µH
- R_{SENSE} = 0.15 Ω
- V_{DC(min)} = 127 V
- V_{DC(max)} = 325 V
- T_{PROP} = 160 ns
- V_{CS} = 0.5 V
- N_{AUX} = 10.9



- $N_{PS} = N_P / N_S = 6$
- t_{DLY} = 580 ns

LM5023

$$FREQ_{LL} = \frac{1}{\left(\frac{V_{CS}}{R_{SENSE}}\right) \times Lp \times \left[\left(\frac{1}{V_{DC(min)}}\right) + \frac{1}{\left(V_{OUT} + Vf\right) \times N_{PS}}\right] + t_{DLY}}$$
(24)

$$FREQ_{LL} = \frac{1}{\left(\frac{0.5 \text{ V}}{0.15 \Omega}\right) \times 400 \,\mu\text{H} \times \left[\left(\frac{1}{127 \text{ V}}\right) + \frac{1}{(19 \text{ V} + 0.7 \text{ V}) \times 6}\right] + 580 \,\text{ns}} = 49.6 \,\text{kHz}$$
(25)

$$FREQ_{HL} = \frac{1}{\left(\frac{V_{CS}}{R_{SENSE}}\right) \times Lp \times \left[\left(\frac{1}{V_{DC(max)}}\right) + \frac{1}{\left(V_{OUT} + Vf\right) \times N_{PS}}\right] + t_{DLY}}$$
(26)

$$FREQ_HL = \frac{1}{\left(\frac{0.5 \text{ V}}{0.15 \Omega}\right) \times 400 \,\mu\text{H} \times \left[\left(\frac{1}{325 \text{ V}}\right) + \frac{1}{\left(19 \text{ V} + 0.7 \text{ V}\right) \times 6}\right] + 580 \text{ ns}} = 62.3 \text{ kHz}$$
(27)

The next step is to calculate the uncompensated output power at the minimum and maximum input line voltage while in current limit.

$$P_{OUT} - LL = \frac{1}{2} \times Lp \times \left(\frac{VCS}{R_{SENSE}}\right)^2 \times FREQ_{LL} \times \eta$$
(28)

$$P_{OUT} - LL = \frac{1}{2} \times 400 \,\mu\text{H} \times \left(\frac{0.5}{0.15}\right)^2 \times 49.6 \,\text{kHz} \times 0.86 = 94.9 \,\text{W}$$
⁽²⁹⁾

$$P_{OUT} - HL = \frac{1}{2} \times Lp \times \left(\frac{VCS}{R_{SENSE}}\right)^2 \times FREQ_{HL} \times \eta$$
(30)

$$P_{OUT} - HL = \frac{1}{2} \times 400 \,\mu\text{H} \times \left(\frac{0.5}{0.15}\right)^2 \times 62.3 \,\text{kHz} \times 0.86 = 119.1 \,\text{W}$$
(31)

Step three is to calculate the peak current at high line so it does not deliver more power than while it is operating at low line (94.9 W). One thing that complicates the line current limit feedforward calculation is that with quasi-resonant operation the switching frequency changes with line and load. We have two equations and two unknowns, the peak-primary current and the QR frequency.

$$N_{SP} = \frac{N_{S}}{N_{p}}$$

$$FREQ_COMP = \frac{4}{\left[\left(\sqrt{4 \times t_{DLY} + \frac{2 \times Lp \times P_{OUT_LL} \times \left(V_{OUT} + Vf + N_{SP} \times V_{DC(max)}\right)^{2}}{\eta \times V_{DC(max)}^{2} \times \left(V_{OUT} + Vf\right)^{2}} \right] + \frac{\sqrt{2} \times Lp \times \left(V_{OUT} + Vf + N_{SP} \times V_{DC(max)}\right) \times \sqrt{\frac{P_{OUT_LL}}{\eta \times Lp}}}{V_{DC(max)} \times \left(V_{OUT} + Vf\right)^{2}} \right]^{2}$$

$$FREQ_COMP = \frac{4}{\left[\left(\sqrt{4 \times 580 \text{ ns} + \frac{2 \times 400 \mu \text{H} \times 94.9 \text{ W} \times (19 \text{ V} + 0.7 \text{ V} + 0.167 \times 325 \text{ V})^{2}}{0.86 \times (325 \text{ V})^{2} \times (19 \text{ V} + 0.7 \text{ V})^{2}} \right] + \frac{\sqrt{2} \times 400 \mu \text{H} \times (19 \text{ V} + 0.7 \text{ V} + 0.167 \times 325 \text{ V}) \times \sqrt{\frac{94.9 \text{ W}}{0.86 \times 400 \mu \text{H}}}}}{325 \text{ V} \times (19 \text{ V} + 0.7 \text{ V})} \right]^{2}$$

$$(34)$$

Step four is to calculate the peak current.



LM5023 SNVS961E - APRIL 2013-REVISED JANUARY 2016

$$I_{L(max)_LL} = \sqrt{\frac{2 \times P_{OUT_LL}}{\eta \times Lp \times FREQ_COMP}}$$
(35)

$$I_{L(max)_{LL}} = \sqrt{\frac{2 \times 94.9 \,\text{W}}{0.86 \times 400 \,\mu\text{H} \times 77.41 \text{kHz}}} = 2.67 \,\text{A}$$
(36)

$$VCS_CL = R_{SENSE} \times \left[I_{L(max)_CL} - \left(\frac{V_{DC(max)}}{Lp} \right) \times t_{PROP} \right]$$
(37)

$$VCS_CL = 0.15\Omega \times \left[2.67 \text{ A} - \left(\frac{325 \text{ V}}{400 \mu \text{ H}} \right) \times 160 \text{ ns} \right] = 0.38 \text{ V}$$
(38)

For the power supply to go into pulse-by-pulse current limit the voltage across the current sense resistor must be 0.5 V.

$$VCS_OFFSET := V_{CS} - VCS_CL$$
 (39)

VCS_OFFSET is the required voltage offset that must be injected across the current sense resistor, R_{SENSE}. VCS

$$S_OFFSET := V_{CS} - VCS_CL = 0.5 V - 0.38 V = 0.12 V$$
(40)

After calculating the required offset voltage, use Equation 41 and Equation 42 to calculate the required current feedforward.

While the main flyback switch is on, Q1, the voltage on the auxiliary winding will be negative and proportional to the rectified line.

$$-V_{AUX} = \frac{V_{DC}}{N_{AUX}}$$

$$IQR = \frac{-V_{AUX}}{R1}$$
(41)
(42)

IQR should be chosen in the range of 1 mA to 4 mA. The demagnetization circuit impedance should be calculated to limit the maximum current flowing through QR pin to less than 4 mA.

 R_{OFFSET} = 6.6 k Ω + $R_{EXTERNAL}$

where

N_{AUX} is the number of turns on the Flyback primary (Np) divided by the number of turns on the transformer Auxiliary (N_{AUX}) winding. (43)

The 6.6-k Ω resistance is internal to the LM5023.

The current mirror in the QR pin input has a gain of 100; this will offset the voltage on the current sense pin shown in Equation 44.

$$V_{CS(offset)} = \frac{IQR}{100} \times (6.6 \, k\Omega + R_{EXTERNAL})$$
(44)

Set IQR = 1.75 mA

$$R_{1} = \frac{\frac{V_{DC(max)}}{N_{AUX}}}{IQR} = \frac{325 V}{\frac{10.9}{1.75 \text{ mA}}} = 17.0 \text{ k}\Omega$$
(45)

$$\mathsf{R}_{\mathsf{OFFSET}} = \frac{\mathsf{V}_{\mathsf{OFFSET}}}{\mathsf{IQR}} \times 100 = \frac{0.12 \,\mathsf{V}}{1.75 \,\mathsf{mA}} \times 100 = 6857 \,\Omega \tag{46}$$

$$R_{OFFSET} = R_{INTERNAL} + R_{EXTERNAL}$$
(47)

$$R_{\text{EXTERNAL}} = R_{\text{OFFSET}} - 6.6 \,\text{k}\Omega = 6857\,\Omega - 6.6 \,\text{k}\Omega = 257\,\Omega \tag{48}$$

No external resistor is required based on the applications describe above, so a 499- Ω resistor and 100-pF capacitor are installed in the CS pin input as a noise filter.






Figure 16. Current Feedforward

8.2.2.2.1 Overvoltage Protection

Output overvoltage protection is implemented with the LM5023 by monitoring the QR pin during the time when the main flyback MOSFET is off and the energy stored in the transformer primary is being transferred to the secondary. There is a delay prior to sampling the QR pin during the MOSFETs off time, T_{OVP} . There are two reasons for the delay, the first is to blank the voltage spike which is a result of the transformers leakage inductance. The second is to improve the accuracy of the output voltage sensing, referring to the transformer auxiliary winding voltage shown in Figure 12. It is clear there is a down slope in the voltage which represents the decreasing V_F of the output rectifier and resistance voltage drop (IS x RS) as the secondary current decreases to zero, so by delaying the sampling of the QR voltage a more accurate representation of the output voltage is achieved.

Connected to the QR pin is a comparator with a 3.0-V reference. The transformers auxiliary voltage is proportional to V_{OUT} by the transformers turns ratio:

$$V_{AUX} = \left(V_{O} + V_{F}\right) \times \frac{N_{AUX}}{N_{S}}$$
(49)

To set the OVP, a voltage divider is connected to the transformers auxiliary winding, refer to Figure 15. In Line Current-Limit Feedforward equations were developed to improve the power limit. Resistor R1 was calculated for line current limit feedforward; to implement OVP we now need to calculate R2.

$$V_{OVP} = V_{AUX_OVP} \times \frac{R2}{R1 + R2}$$

$$R2 = 3.0 V \times \frac{R1}{V_{AUX_OVP} - 3 V}$$
(50)
(51)

When an OVP fault has been detected, the LM5023 OUT driver is latched-off. VCC will discharge to VCC_{MIN} and the VSD pin will be asserted high, allowing the depletion mode FET to turn-on and charge up the VCC capacitor to VCC_{ON}. The VSD pin will be toggled on-off-on to maintain VCC to the controller. The only way to clear the fault is to removed the input power and allow the controllers VCC voltage to drop below V_{RST} , 5.0 V.

8.2.2.3 Valley Switching

For QR operation the flyback MOSFET is turned on with the minimum drain voltage. The delay on the auxiliary winding can be adjusted with an external resistor and capacitor to improve valley switching. The delay-time, t_{DLY} , must equal half of the natural oscillation in Equation 52

$$t_{\text{DLYQR}} = \frac{\pi}{2} \times \sqrt{\text{Lp} \times \text{COSS}}$$
(52)

By substituting Equation 53.

$$t_{\text{DLYQR}} = \text{RFF} \times \text{Cd}$$
(53)

We can calculate the RC time constant to achieve the minimum drain voltage when the LM5023 turns on the Flyback MOSFET.

$$Cd := \frac{\left[\left(\frac{\pi}{2}\right) \times \sqrt{Lp_{USED} \times COSS}\right]}{RFF}$$
(54)

The LM5023 QR pin's capacitance is approximately 20 pF, so Cd_{USED} = Cd -20 pF

$$\mathsf{RFF} \coloneqq \frac{(\mathsf{R1} \times \mathsf{R2})}{(\mathsf{R1} + \mathsf{R2})} \tag{55}$$

R1 and R2 were previously calculated to set the line current limit feedforward and overvoltage protection.

8.2.2.4 Hiccup Mode

Hiccup Mode is a method to prevent the power supply from over-heating during and extended overload condition. In an overload fault, the current limit comparator turns off the driver output on pulse-by-pulse basis. This starts the over load detection timer, after the over load detection timer (OLDT) times out, the current limit comparator is rechecked, if the power supply is still in an overload condition, the OUT drive is latched-off and VCC is allowed to drop to VCC_{OFF} (7.5 V).

When VCC reaches VCC_{OFF}, the VSD open drain output is disabled allowing the depletion mode start-up FET to turn-on, charging up the VCC capacitor to VCC_{ON} (12.5 V). When VCC reaches VCC_{ON}, the VSD output goes low turning-off the depletion mode FET. The VCC capacitor is discharged from VCC_{ON} to VCC_{OFF} at a rate proportional to the VCC capacitor and the ICC_{ST} current (340- μ A typical). The charging and discharging of the VCC capacitor is repeated four times (refer to Figure 17) use Equation 56 to figure the total Hiccup time.

$$t_{\text{HICCUP}} = t_{\text{CHARGE}} \times 4 + t_{\text{DISCHARGE}} \times 4$$

After allowing VCC to charge and discharge four times, the LM5023 goes through an auto restart sequence, enabling the LM5023 soft-start and driver output. It is important to set the over load detection timer long enough so that under low input-line and full-load conditions that the power supply will have enough time to start-up.

The over load detection timer can be set with the resister in series with the VSD pin _{VSD}), refer to Figure 9.

$$IVSD = \frac{VCC}{RVSD} = \frac{10 V}{1M\Omega} = 10 \mu A$$
(57)
$$OVER_LOAD_DETECTION_TIMER = \frac{2 \times 60 nA}{I_{VSD}} = \frac{2 \times 60 nA}{10 \mu A} = 12 ms$$
(58)

Normally it is recommended that $R_{VSD} > 1 M\Omega$, if a lower value is used then the standby power will be higher.

Assuming the depletion mode FET charges the VCC capacitor with 2 mA, VCC capacitor is 10 µF.

$$t_{CHARGE} = \frac{(VCC_{ON} - VCC_{OFF})}{ICHARGE} \times C_{VCC} = \frac{12.5 V - 7.5 V}{2 m A} \times 10 \mu F = 25 ms$$
(59)

EXAS

.

(--)

(56)



LM5023 SNVS961E – APRIL 2013–REVISED JANUARY 2016

www.ti.com






Figure 17. Hiccup Mode Timing



8.2.3 Application Curves







9 Power Supply Recommendations

The LM5023 device is intended for AC-to-DC adapters and power supplies with input voltage range of 85 $V_{AC(rms)}$ to 265 $V_{AC(rms)}$ using the flyback topology. It can also be used in other applications and convertor topologies with different input voltages. Be sure that all voltages and currents are within the recommended operating conditions and absolute maximum ratings of the device.

10 Layout

10.1 Layout Guidelines

TI recommends all high-current loops be kept as short as possible. Keep all high-current and high-frequency traces away from other traces in the design. If necessary, high-frequency and high-current traces should be perpendicular to signal traces, not parallel to them. It is good practice to shield signal traces with ground traces to help reduce noise pick up. The ground reference for components connected to the signal pins should be a kelvin connection to the VCC bypass capacitor and GND pin. Always consider appropriate clearances between high-voltage nets and low-voltage nets.



10.2 Layout Example




Figure 25. LM5023 Layout Example



11 Device and Documentation Support

11.1 Custom Design with WEBENCH Tools

Click here to create a custom design using the LM5023 device with the WEBENCH® Power Designer.

- 1. Start by entering your V_{IN} , V_{OUT} and I_{OUT} requirements.
- 2. Optimize your design for key parameters like efficiency, footprint and cost using the optimizer dial and compare this design with other possible solutions from Texas Instruments.
- 3. WEBENCH Power Designer provides you with a customized schematic along with a list of materials with real time pricing and component availability.
- 4. In most cases, you will also be able to:
 - Run electrical simulations to see important waveforms and circuit performance,
 - Run thermal simulations to understand the thermal performance of your board,
 - Export your customized schematic and layout into popular CAD formats,
 - Print PDF reports for the design, and share your design with colleagues.
- 5. Get more information about WEBENCH tools at www.ti.com/webench.

11.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

11.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E[™] Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support TI's Design Support Quickly find helpful E2E forums along with design support tools and contact information for technical support.

11.4 Trademarks

E2E is a trademark of Texas Instruments. WEBENCH is a registered trademark of Texas Instruments. ENERGY STAR is a registered trademark of EPA. All other trademarks are the property of their respective owners.

11.5 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

11.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
LM5023MM-2/NOPB	ACTIVE	VSSOP	DGK	8	1000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	SK9B	Samples
LM5023MMX-2/NOPB	ACTIVE	VSSOP	DGK	8	3500	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	SK9B	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



PACKAGE OPTION ADDENDUM

10-Dec-2020

PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*Al	*All dimensions are nominal												
	Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
	LM5023MM-2/NOPB	VSSOP	DGK	8	1000	178.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
	LM5023MMX-2/NOPB	VSSOP	DGK	8	3500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

17-Jul-2014



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LM5023MM-2/NOPB	VSSOP	DGK	8	1000	210.0	185.0	35.0
LM5023MMX-2/NOPB	VSSOP	DGK	8	3500	367.0	367.0	35.0

DGK (S-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per end.

- D Body width does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
- E. Falls within JEDEC MO-187 variation AA, except interlead flash.



DGK (S-PDSO-G8)

PLASTIC SMALL OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated