


N-channel 800 V, 0.55 Ω typ., 8 A MDmesh[™] K5 Power MOSFET in a DPAK package

Datasheet - production data

TAB 2 3 1 DPAK

Figure 1: Internal schematic diagram



Features

Order code	V _{DS}	V _{DS} R _{DS(on)} max.	
STD10LN80K5	800 V	0.63 Ω	8 A

- Industry's lowest R_{DS(on)} x area
- Industry's best FoM (figure of merit)
- Ultra-low gate charge
- 100% avalanche tested
- Zener-protected

Applications

• Switching applications

Description

This very high voltage N-channel Power MOSFET is designed using MDmesh[™] K5 technology based on an innovative proprietary vertical structure. The result is a dramatic reduction in on-resistance and ultra-low gate charge for applications requiring superior power density and high efficiency.

Table 1: Device summary

Order code	Marking	Package	Packing
STD10LN80K5	10LN80K5	DPAK	Tape and reel

This is information on a product in full production.

Contents

Contents

1	Electric	al ratings	3
2	Electric	al characteristics	4
	2.1	Electrical characteristics (curves)	6
3	Test cir	cuits	9
4	Packag	e information	10
	4.1	DPAK (TO-252) type A2 package information	11
	4.2	Packing information	14
5	Revisio	n history	



1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit
V _{GS}	Gate-source voltage	± 30	V
Ι _D	Drain current (continuous) at $T_c = 25 \ ^{\circ}C$	8	А
ID	Drain current (continuous) at $T_c = 100 \ ^\circ C$	5	А
I _D ⁽¹⁾	Drain current (pulsed)	32	А
P _{TOT}	Total dissipation at $T_C = 25 \text{ °C}$	110	W
dv/dt ⁽²⁾	Peak diode recovery voltage slope	4.5	
dv/dt ⁽³⁾	MOSFET dv/dt ruggedness	50	V/ns
Tj	Operating junction temperature range	55 to 150	°C
T _{stg}	Storage temperature range	- 55 to 150	

Notes:

 $\ensuremath{^{(1)}}\ensuremath{\mathsf{Pulse}}$ width limited by safe operating area.

 $^{(2)}I_{SD}$ \leq 8 A, di/dt \leq 100 A/µs; V_{DS} peak < V_(BR)DSS, V_{DD}=640 V $^{(3)}V_{DS}$ \leq 640 V

Table 3: Thermal data

Symbol	Parameter	Value	Unit
R _{thj-case}	Thermal resistance junction-case	1.14	°C/W
R _{thj-pcb} ⁽¹⁾	Thermal resistance junction-pcb	50	°C/W

Notes:

 $^{(1)}\!When$ mounted on FR-4 board of 1 inch² , 2 oz Cu

Table 4: Avalanche characteristics

Symbol	Parameter	Value	Unit
I _{AR}	Avalanche current, repetitive or not repetitive (pulse width limited by T_{jmax})	2.7	А
E _{AS}	Single pulse avalanche energy (starting T_j = 25 ° C, I_D = I_{AR},V_{DD} = 50 V)	240	mJ



2 Electrical characteristics

 $T_C = 25$ ° C unless otherwise specified

Table 5: On/off-state							
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit	
$V_{(BR)DSS}$	Drain-source breakdown voltage	V_{GS} = 0 V, I_D = 1 mA	800			V	
I _{DSS} Zero gate voltage drain current	$V_{GS} = 0 V, V_{DS} = 800 V$			1	μA		
	Zero gate voltage drain current	$V_{GS} = 0 V, V_{DS} = 800 V$ $T_{C} = 125 \ ^{\circ}C^{(1)}$			50	μA	
I _{GSS}	Gate body leakage current	$V_{\text{DS}} = 0 \text{ V}, V_{\text{GS}} = \pm 20 \text{ V}$			± 10	μA	
$V_{GS(th)}$	Gate threshold voltage	$V_{DS} = V_{GS}$, $I_D = 100 \ \mu A$	3	4	5	V	
R _{DS(on)}	Static drain-source on-resistance	V_{GS} = 10 V, I_D = 4 A		0.55	0.63	Ω	

Table 5: On/off-state

Notes:

⁽¹⁾Defined by design, not subject to production test.

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
C _{iss}	Input capacitance		-	427	-	pF
C _{oss}	Output capacitance	V _{DS} = 100 V, f = 1 MHz, V _{GS} = 0 V	-	43	-	pF
C _{rss}	Reverse transfer capacitance	VGS - 0 V	-	0.25	-	pF
C _{o(tr)} ⁽¹⁾	Equivalent capacitance time related	$V_{DS} = 0$ to 640 V, $V_{GS} = 0$ V	-	72	-	pF
C _{o(er)} ⁽²⁾	Equivalent capacitance energy related			27	-	pF
Rg	Intrinsic gate resistance	f = 1 MHz , I _D = 0 A	-	7	-	Ω
Qg	Total gate charge	$V_{DD} = 640 \text{ V}, \text{ I}_{D} = 8 \text{ A}$	-	15	-	nC
Q_gs	Gate-source charge	V _{GS} = 10 V	-	4.2	-	nC
Q_gd	Gate-drain charge	See Figure 16: "Test circuit for gate charge behavior"	-	9	-	nC

Table	6٠	Dvna	mic
Iable	υ.	Dyna	mc

Notes:

 $^{(1)}$ Time related is defined as a constant equivalent capacitance giving the same charging time as Coss when V_{DS} increases from 0 to 80% V_{DSS}

 $^{(2)}\mathsf{E}\mathsf{nergy}$ related is defined as a constant equivalent capacitance giving the same stored energy as Coss when V_{DS} increases from 0 to 80% $\mathsf{V}_{\mathsf{DSS}}$



Electrical characteristics

Table 7: Switching times								
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit		
t _{d(on)}	Turn-on delay time	$V_{DD}\text{=}$ 400 V, I_{D} = 4 A, R_{G} = 4.7 Ω	-	11.8	-	ns		
tr	Rise time	V _{GS} = 10 V	-	10	-	ns		
t _{d(off)}	Turn-off delay time	See Figure 15: "Test circuit for resistive load switching times" and	-	28	-	ns		
t _f	Fall time	Figure 20: "Switching time waveform"	-	13	-	ns		

Table 8: Source-drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I _{SD}	Source-drain current		-		8	А
I _{SDM} ⁽¹⁾	Source-drain current (pulsed)		-		32	А
V _{SD} ⁽²⁾	Forward on voltage	I _{SD} = 8 A, V _{GS} = 0 V	-		1.5	V
t _{rr}	Reverse recovery time	I _{SD} = 8 A, di/dt = 100 A/µs,	-	350		ns
Q _{rr}	Reverse recovery charge	V _{DD} = 60 V See Figure 17: "Test circuit for	-	3.9		μC
I _{RRM}	Reverse recovery current	inductive load switching and diode recovery times"	-	22.5		А
t _{rr}	Reverse recovery time	I _{SD} = 8 A, di/dt = 100 A/µs,	-	505		ns
Q _{rr}	Reverse recovery charge	$V_{DD} = 60 \text{ V}, \text{ T}_{\text{j}} = 150 \text{ °C}$ See Figure 17: "Test circuit for	-	5		μC
I _{RRM}	Reverse recovery current	inductive load switching and diode recovery times"	-	20		А

Notes:

 $^{(1)}\mbox{Pulse}$ width limited by safe operating area

 $^{(2)}$ Pulsed: pulse duration = 300 μ s, duty cycle 1.5%

Table 9: Gate-source Zener diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{(BR)GSO}	Gate-source breakdown voltage	I_{GS} = ± 1mA, I_{D} = 0 A	30	-	-	V


The built-in back-to-back Zener diodes are specifically designed to enhance the ESD performance of the device. The Zener voltage facilitates efficient and cost-effective device integrity protection, thus eliminating the need for additional external componentry.



5

4

8




V $_{GS}$ = 7 V

12

V _{GS}= 6 V

V_{DS}(V)

16



5

0L

6

8


9


10


V_{GS}(V)



Electrical characteristics











Electrical characteristics


STD10LN80K5






3 Test circuits









4 Package information


In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK[®] is an ST trademark.





57

DPAK (TO-252) type A2 package information




Package information

STD10LN80K5

nformation			STD10LN80K5			
Table 10: DPAK (TO-252) type A2 mechanical data						
Dim.	mm					
Dini.	Min.	Тур.	Max.			
A	2.20		2.40			
A1	0.90		1.10			
A2	0.03		0.23			
b	0.64		0.90			
b4	5.20		5.40			
с	0.45		0.60			
c2	0.48		0.60			
D	6.00		6.20			
D1	4.95	5.10	5.25			
E	6.40		6.60			
E1	5.10	5.20	5.30			
е	2.16	2.28	2.40			
e1	4.40		4.60			
н	9.35		10.10			
L	1.00		1.50			
L1	2.60	2.80	3.00			
L2	0.65	0.80	0.95			
L4	0.60		1.00			
R		0.20				
V2	0°		8°			




Package information





4.2 Packing information








Table 11: DPAK (TO-252) tape and reel mechanical data							
Таре			Reel				
Dim.	mm		Dim	mm			
	Min.	Max.	Dim.	Min.	Max.		
A0	6.8	7	А		330		
B0	10.4	10.6	В	1.5			
B1		12.1	С	12.8	13.2		
D	1.5	1.6	D	20.2			
D1	1.5		G	16.4	18.4		
E	1.65	1.85	N	50			
F	7.4	7.6	Т		22.4		
K0	2.55	2.75					
P0	3.9	4.1	Base	e qty.	2500		
P1	7.9	8.1	Bulk qty. 25		2500		
P2	1.9	2.1					
R	40						
Т	0.25	0.35					
W	15.7	16.3					

Table 11: DPAK (TO-252) tape and reel mechanical data



5 Revision history

Table 12: Document revision history

Date	Revision	Changes
09-Mar-2016	1	First release.



IMPORTANT NOTICE – PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2016 STMicroelectronics - All rights reserved



Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

STMicroelectronics: STD10LN80K5