**ON Semiconductor** 

Is Now

# Onsemi

To learn more about onsemi<sup>™</sup>, please visit our website at <u>www.onsemi.com</u>

onsemi and ONSEMI. and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product factures, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and asfety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or by customer's technical experts. onsemi products and actal performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use onsemi products for any such unintended or unauthorized application, Buyer shall indemnify and hold onsemi and its officers, employees, subsidiari



**ON Semiconductor®** 

## FDS8880 N-Channel PowerTrench<sup>®</sup> MOSFET

30V, 11.6A, 10m $\Omega$ 

## Features

- r<sub>DS(on)</sub> = 10mΩ, V<sub>GS</sub> = 10V, I<sub>D</sub> = 11.6A
- r<sub>DS(on)</sub> = 12mΩ, V<sub>GS</sub> = 4.5V, I<sub>D</sub> = 10.7A
- High performance trench technology for extremely low r<sub>DS(on)</sub>
- Low gate charge
- High power and current handling capability
- RoHS Compliant





## **General Description**

This N-Channel MOSFET has been designed specifically to improve the overall efficiency of DC/DC converters using either synchronous or conventional switching PWM controllers. It has been optimized for low gate charge, low  $r_{\text{DS}(\text{on})}$  and fast switching speed.

## Applications

DC/DC converters





Symbol		Paran	neter			Ratings		Unit	
/ <sub>DSS</sub>		ource Voltage				30		V	
/ <sub>GS</sub>		Gate to Source Voltage			±20			V	
	Drain Cur		D 5000 811			14.0		•	
I <sub>D</sub>	Continuou	$T_{A} = 25^{\circ}C, V_{GS} = 10V,$	$R_{\theta JA} = 50^{\circ}C/W$	\	11.6			A	
2	Pulsed	us (T <sub>A</sub> = 25°C, V <sub>GS</sub> = 4.5V,	, κ <sub>θJA</sub> = 50°C/W	)		10.7		A	
E <sub>AS</sub>		lse Avalanche Energy (Not	te 1)		<u> </u>			m.	
AS	Power dis				2.5			W	
P <sub>D</sub>	Derate ab	•			20			mW/	
T <sub>J</sub> , T <sub>STG</sub>	Operating	and Storage Temperature	;		-55 to 150			°C	
		cteristics						1 .	
$R_{ ext{ heta}JC}$	Thermal F	Resistance, Junction to Ca	se (Note 2)			25		°C/\	
$R_{ hetaJA}$	Thermal F	Resistance, Junction to Am	nbient (Note 2a)			50		°C/\	
$R_{ extsf{ heta}JA}$	Thermal F	Resistance, Junction to Am	nbient (Note 2b)			125		°C/	
Package	e Markiı	ng and Ordering	Informatio	on					
Device Marking		Device	Package	Reel Size	Tape			antity	
FDS8	3880	FDS8880	SO-8	330mm	12r	nm	2500	) units	
Electric Symbol	al Chara	Parameter		se noted	Min	Тур	Max	Unit	
 Off Chara	otorictic		1			51			
			- 250	$\lambda = 0 \lambda$	20		1	V	
B <sub>VDSS</sub>	Drain to S	ource Breakdown Voltage	V <sub>DS</sub> = 24V	, V <sub>GS</sub> = 0V	30	-	- 1	v	
I <sub>DSS</sub>	Zero Gate Voltage Drain Current		$V_{\rm DS} = 24V$ $V_{\rm GS} = 0V$			-	250	μA	
I <sub>GSS</sub>	Gate to S	ource Leakage Current		$V_{GS} = \pm 20V$		-	±100	nA	
		-	50 1						
	cteristics					i	1 -		
V <sub>GS(TH)</sub>	Gate to S	ource Threshold Voltage	$V_{GS} = V_{DS}$	, I <sub>D</sub> = 250μA	1.2	-	2.5	V	
	Drain to Source On Resistance			$V_{GS} = 10V$	-	7.9	10.0		
r <sub>DS(on)</sub>				$I_D = 10.7A, V_{GS} = 4.5V$		9.6	12.0	mΩ	
			$T_{1} = 150^{\circ}$	I <sub>D</sub> = 11.6A, V <sub>GS</sub> = 10V, T <sub>.1</sub> = 150 <sup>o</sup> C		12.5	16.3		
			U			1	1	1	
-	Characte						1		
	Input Cap		Vps = 15V	$V_{CS} = 0V_{CS}$	-	1235	-	pF	
	-	apacitance	f = 1MHz	─V <sub>DS</sub> = 15V, V <sub>GS</sub> = 0V, f = 1MHz		260	-	pF	
C <sub>OSS</sub>		Fransfer Capacitance		( 5 ANU )	-	150	-	pF	
C <sub>OSS</sub> C <sub>RSS</sub>				/, f = 1MHz	0.6	2.5	4.3	Ω	
C <sub>OSS</sub> C <sub>RSS</sub> ⋜ <sub>G</sub>	Gate Res		1/ 01/		-	23	30 16	nC	
C <sub>OSS</sub> C <sub>RSS</sub> R <sub>G</sub> Q <sub>g(TOT)</sub>	Gate Resi Total Gate	e Charge at 10V	$V_{GS} = 0V$					nC	
C <sub>OSS</sub> C <sub>RSS</sub> R <sub>G</sub> Q <sub>g(TOT)</sub> Q <sub>g(5)</sub>	Gate Resi Total Gate Total Gate	e Charge at 10V e Charge at 5V	$V_{GS} = 0V$ $V_{GS} = 0V$	$\frac{0.5V}{0.1V}$ $I_D = 11.6A$	-	12		5	
$   \sum_{OSS} $ $   \sum_{RSS} $ $   \sum_{g} $ $   \sum_{g(TOT)} $ $   \sum_{g(5)} $ $   \sum_{g(TH)} $	Gate Resi Total Gate Total Gate Threshold	e Charge at 10V e Charge at 5V Gate Charge	$V_{GS} = 0V$ $V_{GS} = 0V$ $V_{GS} = 0V$	$\frac{0.101}{0.5V} V_{DD} = 15V I_D = 11.6A I_g = 1.0mA$	-	1.3	1.6	_	
$\begin{array}{c} C_{OSS} \\ C_{RSS} \\ R_{G} \\ Q_{g(TOT)} \\ Q_{g(5)} \\ Q_{g(TH)} \\ Q_{gs} \end{array}$	Gate Resi Total Gate Total Gate Threshold Gate to S	e Charge at 10V e Charge at 5V I Gate Charge ource Gate Charge	$V_{GS} = 0V + V_{GS} = 0V + V_{GS} = 0V + V_{GS} = 0V + 0V$	$\frac{0.5V}{0.1V}$ $I_{D} = 11.6A$ $I_{g} = 1.0mA$	-	1.3 3.3	1.6 -	nC	
C <sub>ISS</sub> C <sub>OSS</sub> C <sub>RSS</sub> Q <sub>g(TOT)</sub> Q <sub>g(5)</sub> Q <sub>g(TH)</sub> Q <sub>gs</sub> Q <sub>gs2</sub> Q <sub>gd</sub>	Gate Resi Total Gate Total Gate Threshold Gate to So Gate Cha	e Charge at 10V e Charge at 5V Gate Charge	$V_{GS} = 0V$ $V_{GS} = 0V$ $V_{GS} = 0V$	$\frac{0.5V}{0.1V}$ $I_D = 11.6A$ $I_g = 1.0mA$	-	1.3	1.6	nC nC nC	

FDS8880 N-Channel PowerTrench<sup>®</sup> MOSFET


Switching Characteristics (V <sub>GS</sub> = 10V)									
t <sub>ON</sub>	Turn-On Time		-	-	51	ns			
t <sub>d(ON)</sub>	Turn-On Delay Time		-	7	-	ns			
t <sub>r</sub>	Rise Time	V <sub>DD</sub> = 15V, I <sub>D</sub> = 11.6A	-	27	-	ns			
t <sub>d(OFF)</sub>	Turn-Off Delay Time	$V_{GS} = 10V, R_{GS} = 11\Omega$	-	38	-	ns			
t <sub>f</sub>	Fall Time		-	15	-	ns			
t <sub>OFF</sub>	Turn-Off Time		-	-	80	ns			


#### **Drain-Source Diode Characteristics**


V <sub>SD</sub>	Source to Drain Diode Voltage	I <sub>SD</sub> = 11.6A	-	-	1.25	V	
		I <sub>SD</sub> = 2.1A	-	-	1.0	V	
t <sub>rr</sub>	Reverse Recovery Time	$I_{SD}$ = 11.6A, d $I_{SD}$ /dt = 100A/µs	-	-	30	ns	
Q <sub>RR</sub>	Reverse Recovered Charge	$I_{SD}$ = 11.6A, $dI_{SD}/dt$ = 100A/µs	-	-	20	nC	


Notes:
 Starting T<sub>J</sub> = 25°C, L = 1mH, I<sub>AS</sub> = 12.8A, V<sub>DD</sub> = 30V, V<sub>GS</sub> = 10V.
 R<sub>0JA</sub> is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. R<sub>0JC</sub> is guaranteed by design while R<sub>0JA</sub> is determined by the user's board design.
 a) 50°C/W when mounted on a 1in<sup>2</sup> pad of 2 oz copper.
 b) 425°C/W when mounted on a 1in<sup>2</sup> pad of 2 oz copper.

b) 125°C/W when mounted on a minimum pad.









### Thermal Resistance vs. Mounting Pad Area

The maximum rated junction temperature,  $T_{JM}$ , and the thermal resistance of the heat dissipating path determines the maximum allowable device power dissipation,  $P_{DM}$ , in an application. Therefore the application's ambient temperature,  $T_A$  (°C), and thermal resistance  $R_{\theta JA}$  (°C/W) must be reviewed to ensure that  $T_{JM}$  is never exceeded. Equation 1 mathematically represents the relationship and serves as the basis for establishing the rating of the part.

$$P_{DM} = \frac{(T_{JM} - T_A)}{R_{0JA}}$$
(EQ. 1)

In using surface mount devices such as the SO8 package, the environment in which it is applied will have a significant influence on the part's current and maximum power dissipation ratings. Precise determination of  $P_{DM}$  is complex and influenced by many factors:

- Mounting pad area onto which the device is attached and whether there is copper on one side or both sides of the board.
- 2. The number of copper layers and the thickness of the board.
- 3. The use of external heat sinks.
- 4. The use of thermal vias.
- 5. Air flow and board orientation.
- For non steady state applications, the pulse width, the duty cycle and the transient thermal response of the part, the board and the environment they are in.

ON Semiconductor provides thermal information to assist the designer's preliminary application evaluation. Figure 21 defines the  $R_{\theta,JA}$  for the device as a function of the top copper (component side) area. This is for a horizontally positioned FR-4 board with 1oz copper after 1000 seconds of steady state power with no air flow. This graph provides the necessary in-formation for calculation of the steady state junction temper-ature or power dissipation. Pulse applications can be evaluated using the ON Semiconductor device Spice thermal model or manually utilizing the normalized maximum transient


thermal impedance curve.


Thermal resistances corresponding to other copper areas can be obtained from Figure 21 or by calculation using Equation 2. The area, in square inches is the top copper area including the gate and source pads.

$$R_{\theta JA} = 64 + \frac{26}{0.23 + Area}$$
 (EQ. 2)


The transient thermal impedance  $(Z_{0JA})$  is also effected by varied top copper board area. Figure 22 shows the effect of copper pad area on single pulse transient thermal impedance. Each trace represents a copper pad area in square inches corresponding to the descending list in the graph. Spice and SABER thermal models are provided for each of the listed pad areas.


Copper pad area has no perceivable effect on transient thermal impedance for pulse widths less than 100ms. For pulse widths less than 100ms the transient thermal impedance is determined by the die and package. Therefore, CTHERM1 through CTHERM5 and RTHERM1 through RTHERM5 remain constant for each of the thermal models. A listing of the model component values is available in Table 1.






www.onsemi.com 8







П

11

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent-Marking.pdf</u>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor haves, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such uninten

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center Phone: 81–3–5817–1050 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

# **Mouser Electronics**

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

onsemi: FDS8880