# **Automotive Inductive Load Driver**

This micro-integrated part provides a single component solution to switch inductive loads such as relays, solenoids, and small DC motors without the need of a free-wheeling diode. It accepts logic level inputs, thus allowing it to be driven by a large variety of devices including logic gates, inverters, and microcontrollers.

#### **Features**

- Provides Robust Interface between D.C. Relay Coils and Sensitive Logic
- Capable of Driving Relay Coils Rated up to 150 mA at 12 Volts
- Replaces 3 or 4 Discrete Components for Lower Cost
- Internal Zener Eliminates Need for Free-Wheeling Diode
- Meets Load Dump and other Automotive Specs
- SZ Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q101 Qualified and PPAP Capable
- These are Pb-Free Devices

#### **Typical Applications**

- Automotive and Industrial Environment
- Drives Window, Latch, Door, and Antenna Relays

#### **Benefits**

- Reduced PCB Space
- Standardized Driver for Wide Range of Relays
- Simplifies Circuit Design and PCB Layout
- Compliance with Automotive Specifications



#### ON Semiconductor®

www.onsemi.com

#### **MARKING DIAGRAMS**



SOT-23 CASE 318 STYLE 21



JW6 = Specific Device Code

M = Date Code

= Pb-Free Package

(Note: Microdot may be in either location)



SC-74 CASE 318F STYLE 7



JW6 = Specific Device Code

M = Date Code


= Pb-Free Package


(Note: Microdot may be in either location)

#### **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
NUD3124LT1G	SOT-23 (Pb-Free)	3000 / Tape & Reel
SZNUD3124LT1G	SOT-23 (Pb-Free)	3000 / Tape & Reel
NUD3124DMT1G	SC-74 (Pb-Free)	3000 / Tape & Reel
SZNUD3124DMT1G	SC-74 (Pb-Free)	3000 / Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.





© Semiconductor Components Industries, LLC, 2002 October, 2016 – Rev. 13

#### **MAXIMUM RATINGS** ( $T_J = 25^{\circ}C$ unless otherwise specified)

Symbol	Rating	Value	Unit
$V_{DSS}$	Drain-to-Source Voltage - Continuous (T <sub>J</sub> = 125°C)	28	V
$V_{GSS}$	Gate-to-Source Voltage – Continuous (T <sub>J</sub> = 125°C)	12	V
I <sub>D</sub>	Drain Current – Continuous $(T_J = 125^{\circ}C)$	150	mA
E <sub>Z</sub>	E <sub>Z</sub> Single Pulse Drain-to-Source Avalanche Energy (For Relay's Coils/Inductive Loads of 80 Ω or Higher) (T <sub>J</sub> Initial = 85°C)		mJ
P <sub>PK</sub>	Peak Power Dissipation, Drain-to-Source (Notes 1 and 2) (T <sub>J</sub> Initial = 85°C)	20	W
E <sub>LD1</sub>	Load Dump Suppressed Pulse, Drain-to-Source (Notes 3 and 4) (Suppressed Waveform: $V_s$ = 45 V, $R_{SOURCE}$ = 0.5 $\Omega$ , T = 200 ms) (For Relay's Coils/Inductive Loads of 80 $\Omega$ or Higher) (T <sub>J</sub> Initial = 85°C)	80	V
E <sub>LD2</sub>	Inductive Switching Transient 1, Drain–to–Source (Waveform: $R_{SOURCE}$ = 10 $\Omega$ , T = 2.0 ms) (For Relay's Coils/Inductive Loads of 80 $\Omega$ or Higher) (T <sub>J</sub> Initial = 85°C)	100	V
E <sub>LD3</sub>	Inductive Switching Transient 2, Drain–to–Source (Waveform: $R_{SOURCE}$ = 4.0 $\Omega$ , T = 50 $\mu$ s) (For Relay's Coils/Inductive Loads of 80 $\Omega$ or Higher) (T <sub>J</sub> Initial = 85°C)	300	٧
Rev-Bat	Reverse Battery, 10 Minutes (Drain-to-Source) (For Relay's Coils/Inductive Loads of 80 Ω or more)	-14	V
Dual-Volt	Dual Voltage Jump Start, 10 Minutes (Drain-to-Source)	28	V
ESD	Human Body Model (HBM) According to EIA/JESD22/A114 Specification	2,000	V

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. Nonrepetitive current square pulse 1.0 ms duration.

2. For different square pulse durations, see Figure 2.

3. Nonrepetitive load dump suppressed pulse per Figure 3.

4. For relay's coils/inductive loads higher than 80 Ω, see Figure 4.

#### THERMAL CHARACTERISTICS

Symbol	Rating	Value	Unit
T <sub>A</sub>	Operating Ambient Temperature	-40 to 125	°C
T <sub>J</sub>	Maximum Junction Temperature	150	°C
T <sub>STG</sub>	Storage Temperature Range	-65 to 150	°C
P <sub>D</sub>	Total Power Dissipation (Note 5) SOT–23 Derating above 25°C	225 1.8	mW mW/°C
P <sub>D</sub>	Total Power Dissipation (Note 5) SC-74 Derating above 25°C	380 3.0	mW mW/°C
$R_{ hetaJA}$	Thermal Resistance Junction–to–Ambient (Note 5) SOT–23 SC–74		°C/W

<sup>5.</sup> Mounted onto minimum pad board.

## **ELECTRICAL CHARACTERISTICS** ( $T_J = 25^{\circ}C$ unless otherwise specified)

Characteristic	Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS					
Drain to Source Sustaining Voltage $(I_D = 10 \text{ mA})$	V <sub>BRDSS</sub>	28	34	38	V
Drain to Source Leakage Current $ (V_{DS} = 12 \text{ V}, V_{GS} = 0 \text{ V}) \\ (V_{DS} = 12 \text{ V}, V_{GS} = 0 \text{ V}, T_J = 125^{\circ}\text{C}) \\ (V_{DS} = 28 \text{ V}, V_{GS} = 0 \text{ V}) \\ (V_{DS} = 28 \text{ V}, V_{GS} = 0 \text{ V}, T_J = 125^{\circ}\text{C}) $	I <sub>DSS</sub>	- - - -	- - - -	0.5 1.0 50 80	μΑ
Gate Body Leakage Current $ (V_{GS} = 3.0 \text{ V}, V_{DS} = 0 \text{ V}) \\ (V_{GS} = 3.0 \text{ V}, V_{DS} = 0 \text{ V}, T_J = 125^{\circ}\text{C}) \\ (V_{GS} = 5.0 \text{ V}, V_{DS} = 0 \text{ V}) \\ (V_{GS} = 5.0 \text{ V}, V_{DS} = 0 \text{ V}, T_J = 125^{\circ}\text{C}) $	I <sub>GSS</sub>	- - -	- - -	60 80 90 110	μΑ
ON CHARACTERISTICS					
Gate Threshold Voltage $(V_{GS} = V_{DS}, I_D = 1.0 \text{ mA})$ $(V_{GS} = V_{DS}, I_D = 1.0 \text{ mA}, T_J = 125^{\circ}\text{C})$	V <sub>GS(th)</sub>	1.3 1.3	1.8 -	2.0 2.0	V
Drain to Source On–Resistance $ \begin{array}{l} (I_D=150 \text{ mA}, V_{GS}=3.0 \text{ V}) \\ (I_D=150 \text{ mA}, V_{GS}=3.0 \text{ V}, T_J=125^{\circ}\text{C}) \\ (I_D=150 \text{ mA}, V_{GS}=5.0 \text{ V}) \\ (I_D=150 \text{ mA}, V_{GS}=5.0 \text{ V}, T_J=125^{\circ}\text{C}) \end{array} $	R <sub>DS(on)</sub>	- - -	- - -	1.4 1.7 0.8 1.1	Ω
Output Continuous Current $(V_{DS} = 0.25 \text{ V}, V_{GS} = 3.0 \text{ V})$ $(V_{DS} = 0.25 \text{ V}, V_{GS} = 3.0 \text{ V}, T_J = 125^{\circ}\text{C})$	I <sub>DS(on)</sub>	150 140	200	- -	mA
Forward Transconductance $(V_{DS} = 12 \text{ V, } I_D = 150 \text{ mA})$	9FS	-	500	_	mmho
DYNAMIC CHARACTERISTICS	<del>-</del>	3	-		-
Input Capacitance $(V_{DS} = 12 \text{ V}, V_{GS} = 0 \text{ V}, f = 10 \text{ kHz})$	Ciss	-	32	_	pf
Output Capacitance (V <sub>DS</sub> = 12 V, V <sub>GS</sub> = 0 V, f = 10 kHz)	Coss	-	21	_	pf
Transfer Capacitance $(V_{DS} = 12 \text{ V}, V_{GS} = 0 \text{ V}, f = 10 \text{ kHz})$	Crss	-	8.0	-	pf
SWITCHING CHARACTERISTICS		=.	=		_
Propagation Delay Times: High to Low Propagation Delay; Figure 1, $(V_{DS} = 12 \text{ V}, V_{GS} = 3.0 \text{ V})$ Low to High Propagation Delay; Figure 1, $(V_{DS} = 12 \text{ V}, V_{GS} = 3.0 \text{ V})$	t <sub>PHL</sub> t <sub>PLH</sub>	-	890 912	- -	ns
High to Low Propagation Delay; Figure 1, ( $V_{DS}$ = 12 V, $V_{GS}$ = 5.0 V) Low to High Propagation Delay; Figure 1, ( $V_{DS}$ = 12 V, $V_{GS}$ = 5.0 V)	t <sub>PHL</sub> t <sub>PLH</sub>	- -	324 1280	- -	
Transition Times: Fall Time; Figure 1, $(V_{DS} = 12 \text{ V}, V_{GS} = 3.0 \text{ V})$ Rise Time; Figure 1, $(V_{DS} = 12 \text{ V}, V_{GS} = 3.0 \text{ V})$	t <sub>f</sub> t <sub>r</sub>	- -	2086 708		ns
Fall Time; Figure 1, $(V_{DS} = 12 \text{ V}, V_{GS} = 5.0 \text{ V})$ Rise Time; Figure 1, $(V_{DS} = 12 \text{ V}, V_{GS} = 5.0 \text{ V})$	t <sub>f</sub> t <sub>r</sub>	- -	556 725	- -	

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

#### **TYPICAL PERFORMANCE CURVES**

 $(T_J = 25^{\circ}C \text{ unless otherwise noted})$ 




Figure 1. Switching Waveforms




Figure 2. Maximum Non-repetitive Surge Power versus Pulse Width




Figure 3. Load Dump Waveform Definition




Figure 4. Load Dump Capability versus Relay's Coil dc Resistance




Figure 5. Drain-to-Source Leakage versus Junction Temperature




Figure 6. Gate-to-Source Leakage versus Junction Temperature




Figure 7. Breakdown Voltage versus Junction Temperature




Figure 8. Output Characteristics




Figure 9. Transfer Function




Figure 10. On Resistance Variation versus **Junction Temperature** 




Figure 11. On Resistance Variation versus Gate-to-Source Voltage




Figure 12. Zener Clamp Voltage versus Zener Current




Figure 13. Transient Thermal Response for NUD3124LT1G

### **APPLICATIONS INFORMATION**




Figure 14. Applications Diagram




SOT-23 (TO-236) CASE 318-08 **ISSUE AS** 


**DATE 30 JAN 2018** 

# SCALE 4:1 D - 3X b


**TOP VIEW** 







#### **RECOMMENDED SOLDERING FOOTPRINT**



DIMENSIONS: MILLIMETERS

3. ANODE

#### NOTES:

- NOTES:
  1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
  2. CONTROLLING DIMENSION: MILLIMETERS.
  3. MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH.
  MINIMUM LEAD THICKNESS IS THE MINIMUM THICKNESS OF THE BASE MATERIAL
- 4. DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE BURRS.

	MILLIMETERS				INCHES	
DIM	MIN	NOM	MAX	MIN	NOM	MAX
Α	0.89	1.00	1.11	0.035	0.039	0.044
A1	0.01	0.06	0.10	0.000	0.002	0.004
b	0.37	0.44	0.50	0.015	0.017	0.020
С	0.08	0.14	0.20	0.003	0.006	0.008
D	2.80	2.90	3.04	0.110	0.114	0.120
E	1.20	1.30	1.40	0.047	0.051	0.055
е	1.78	1.90	2.04	0.070	0.075	0.080
L	0.30	0.43	0.55	0.012	0.017	0.022
L1	0.35	0.54	0.69	0.014	0.021	0.027
HE	2.10	2.40	2.64	0.083	0.094	0.104
Т	O٥		100	O٥		10°

#### **GENERIC MARKING DIAGRAM\***



XXX = Specific Device Code

= Date Code

= Pb-Free Package

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " ■", may or may not be present.

STYLE 1 THRU 5: CANCELLED	STYLE 6: PIN 1. BASE 2. EMITTER 3. COLLECTOR	STYLE 7: PIN 1. EMITTER 2. BASE 3. COLLECTOR	STYLE 8: PIN 1. ANODE 2. NO CONNECTION 3. CATHODE		
STYLE 9:	STYLE 10:	STYLE 11:	STYLE 12:	STYLE 13:	STYLE 14:
PIN 1. ANODE	PIN 1. DRAIN	PIN 1. ANODE	PIN 1. CATHODE	PIN 1. SOURCE	PIN 1. CATHODE
2. ANODE	2. SOURCE	2. CATHODE	2. CATHODE	2. DRAIN	2. GATE
3. CATHODE	3. GATE	3. CATHODE-ANODE	3. ANODE	3. GATE	3. ANODE
STYLE 15:	STYLE 16:	STYLE 17:	STYLE 18:	STYLE 19:	STYLE 20:
PIN 1. GATE	PIN 1. ANODE	PIN 1. NO CONNECTION	PIN 1. NO CONNECTION	PIN 1. CATHODE	PIN 1. CATHODE
2. CATHODE	2. CATHODE	2. ANODE	2. CATHODE	2. ANODE	2. ANODE
3. ANODE	3. CATHODE	3. CATHODE	3. ANODE	3. CATHODE-ANODE	3. GATE
STYLE 21:	STYLE 22:	STYLE 23:	STYLE 24:	STYLE 25:	STYLE 26:
PIN 1. GATE	PIN 1. RETURN	PIN 1. ANODE	PIN 1. GATE	PIN 1. ANODE	PIN 1. CATHODE
2. SOURCE	2. OUTPUT	2. ANODE	2. DRAIN	2. CATHODE	2. ANODE
3. DRAIN	3. INPUT	3. CATHODE	3. SOURCE	3. GATE	3. NO CONNECTION
STYLE 27: PIN 1. CATHODE 2. CATHODE	STYLE 28: PIN 1. ANODE 2. ANODE				

DOCUMENT NUMBER:	98ASB42226B	Electronic versions are uncontrolled except when accessed directly from the Document Reposit Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	SOT-23 (TO-236)		PAGE 1 OF 1

ON Semiconductor and (III) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.


3. CATHODE





SC-74 CASE 318F-05 ISSUE N

**DATE 08 JUN 2012** 










#### **SOLDERING FOOTPRINT\***



\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

- 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
  2. CONTROLLING DIMENSION: INCH
- CONTROLLING DIMENSION: INCH.
  MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH
  THICKNESS. MINIMUM LEAD THICKNESS IS THE MINIMUM THICKNESS OF BASE MATERIAL. 318F-01, -02, -03, -04 OBSOLETE. NEW STANDARD 318F-05.

	MILLIMETERS				INCHES	
DIM	MIN	NOM	MAX	MIN	NOM	MAX
Α	0.90	1.00	1.10	0.035	0.039	0.043
A1	0.01	0.06	0.10	0.001	0.002	0.004
b	0.25	0.37	0.50	0.010	0.015	0.020
С	0.10	0.18	0.26	0.004	0.007	0.010
D	2.90	3.00	3.10	0.114	0.118	0.122
E	1.30	1.50	1.70	0.051	0.059	0.067
е	0.85	0.95	1.05	0.034	0.037	0.041
L	0.20	0.40	0.60	0.008	0.016	0.024
HE	2.50	2.75	3.00	0.099	0.108	0.118
θ	0°	_	10°	0°	_	10°

#### **GENERIC MARKING DIAGRAM\***



XXX = Specific Device Code

M = Date Code = Pb-Free Package

(Note: Microdot may be in either location)

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " ■", may or may not be present.

STYLE 1: PIN 1. CATHODE 2. ANODE 3. CATHODE 4. CATHODE 5. ANODE 6. CATHODE	STYLE 2: PIN 1. NO CONNECTION 2. COLLECTOR 3. EMITTER 4. NO CONNECTION 5. COLLECTOR 6. BASE	STYLE 3: PIN 1. EMITTER 1 2. BASE 1 3. COLLECTOR 2 4. EMITTER 2 5. BASE 2 6. COLLECTOR 1	STYLE 4: PIN 1. COLLECTOR 2 2. EMITTER 1/EMITTER 2 3. COLLECTOR 1 4. EMITTER 3 5. BASE 1/BASE 2/COLLECTOR 3 6. BASE 3	STYLE 5: PIN 1. CHANNEL 1 2. ANODE 3. CHANNEL 2 4. CHANNEL 3 5. CATHODE 6. CHANNEL 4	STYLE 6: PIN 1. CATHODE 2. ANODE 3. CATHODE 4. CATHODE 5. CATHODE 6. CATHODE
CTVI E 7:	CTVI E o.	STVI E 0:	STVI F 10:	STVI F 11:	

4. CATHODE	4. NO CONNECTION	4. EMITTER 2	4. EMITTER 3 5. BASE 1/BASE 2/COLLECTOR 3 6. BASE 3	4. CHANNEL 3
5. ANODE	5. COLLECTOR	5. BASE 2		5. CATHODE
6. CATHODE	6. BASE	6. COLLECTOR 1		6. CHANNEL 4
STYLE 7: PIN 1. SOURCE 1 2. GATE 1 3. DRAIN 2 4. SOURCE 2 5. GATE 2 6. DRAIN 1	STYLE 8: PIN 1. EMITTER 1 2. BASE 2 3. COLLECTOR 2 4. EMITTER 2 5. BASE 1 6. COLLECTOR 1	STYLE 9: PIN 1. EMITTER 2 2. BASE 2 3. COLLECTOR 1 4. EMITTER 1 5. BASE 1 6. COLLECTOR 2	STYLE 10: PIN 1. ANODE/CATHODE 2. BASE 3. EMITTER 4. COLLECTOR 5. ANODE 6. CATHODE	STYLE 11: PIN 1. EMITTER 2. BASE 3. ANODE/CATHODE 4. ANODE 5. CATHODE 6. COLLECTOR

DOCUMENT NUMBER:	98ASB42973B	Electronic versions are uncontrolled except when accessed directly from the Document Repositor Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	SC-74		PAGE 1 OF 1

ON Semiconductor and (III) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

ON Semiconductor and the are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor and see no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and

#### **PUBLICATION ORDERING INFORMATION**

LITERATURE FULFILLMENT:
Email Requests to: orderlit@onsemi.com

ON Semiconductor Website: www.onsemi.com

TECHNICAL SUPPORT North American Technical Support: Voice Mail: 1 800-282-9855 Toll Free USA/Canada Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support:

Phone: 00421 33 790 2910

For additional information, please contact your local Sales Representative

# **Mouser Electronics**

**Authorized Distributor** 

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

# **ON Semiconductor:**

NUD3124DMT1 NUD3124DMT1G NUD3124LT1 NUD3124LT1G SZNUD3124LT1G SZNUD3124DMT1G