
SHAY. www.vishay.com



LINKS TO ADDITIONAL RESOURCES




Those miniaturized components are designed in such a way that their internal reactance is very small. When correctly mounted and utilized, they function as almost pure resistors on a very large range of frequency, up to 50 GHz, and 70 GHz for CH02016 from 50 Ω to 100 Ω .

FEATURES

- Operating frequency 70 GHz
- AEC-Q200 qualified (CH02016 flip chip only)
- Thin film microwave resistors
- Flip chip, wraparound or one face termination
- Small size, down to 20 mils by 16 mils
- Edged trimmed block resistors
- Pure alumina substrate (99.5 %)
- Ohmic range: 10R to 500R
- Design kits available
- Modelithics[®] library available
- Small internal reactance (LC down to 1 x 10⁻²⁴)
- Tolerance 1 %, 2 %, 5 %
- TCR: 100 ppm/°C in (-55 °C, +155 °C) temperature range
- TCR: 50 ppm/°C available upon request for 10 Ω to150 Ω ohmic range
- Material categorization: for definitions of compliance please see <u>www.vishay.com/doc?99912</u>

STANDARD ELECTRICAL SPECIFICATIONS						
MODEL	SIZE	RESISTANCE RANGE Ω	RATED POWER Pn W	LIMITING ELEMENT VOLTAGE V	TOLERANCE ± %	TEMPERATURE COEFFICIENT ± ppm/°C
CH02016	02016	10 to 500	0.030	30	1, 2, 5	100 (50 upon request)
CH0402	0402	10 to 500	0.050	37	1, 2, 5	100 (50 upon request)
CH0603	0603	10 to 500	0.125	50	1, 2, 5	100 (50 upon request)



Note $^{(1)} \pm 0.070 (\pm 0.003)$

Revision: 17-Jun-2021



CH

THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT www.vishav.com/doc?91000 www.vishay.com


Vishay Sfernice

TOLERANCE VS. OHMIC VALUES				
Ohmic range	10 Ω ≤ <i>R</i> < 50 Ω	50 $\Omega \le R \le$ 500 Ω		
Tolerance CH02016	5 %	1 % for 50 Ω and 100 $\Omega,$ 2 %, 5 %		
Tolerance CH0402 and CH0603	2 %, 5 %	1 %, 2 %, 5 %		

LAND PATTERN FOR F "FLIP CHIP" TERMINATIONS in millimeters (inches)				
G _{min.} X _{max.}				
CHIP SIZE	Z _{max.}	X _{max.}	G _{min.}	
02016	0.53 (0.021)	0.44 (0.017)	0.15 (0.006)	
0402	1.40 (0.055)	0.65 (0.026)	0.40 (0.016)	
0603	1.71 (0.067)	0.90 (0.035)	0.76 (0.030)	

Note

• Suggested land pattern: according to IPC-7351



Dimension and tolerance of land pattern shall be defined by PCB designer; PCB can be designed according to IPC-7351A "Generic Requirements for Surface Mount Design and Land Pattern Standard"

PERFORMANCE (CH02016 F TERMINATION)

TEST PROCEDURES AND REQUIREMENTS				
AEC-Q200 CLAUSE	IEST PROCEDURE		GLOBAL PERFORMANCES	TYPICAL PERFORMANCES (25 Ω TO 250 Ω)
3	High temperature exposure	MIL-STD-202 method 108 1000 h at T = 125 °C, unpowered	±2 % ±0.05 Ω	$\pm \ 0.2 \ \% \pm 0.05 \ \Omega$
4	Temperature cycling	JESD22 method JA-104 1000 cycles (-55 °C to +155 °C)	$\pm~5~\%~\pm~0.05~\Omega$	\pm 1 % \pm 0.05 Ω
7	Biased humidity	MIL-STD-202 method 103 1000 h 85 °C / 85 % RH 10 % of operating power	± 2 % ± 0.05 Ω	± 0.75 % ± 0.05 Ω

2

Document Number: 53014



TEST PROCEDURES AND REQUIREMENTS				
AEC-Q200 CLAUSE	TEST	PROCEDURE	GLOBAL PERFORMANCES	TYPICAL PERFORMANCES (25 Ω TO 250 Ω)
8	Operational life	MIL-STD-202 method 108 Condition D steady state T = 125 °C at rated power 90' on / 30' off / 1000 h	$\pm 2.5 \% \pm 0.05 \Omega$ $\pm 1 \% \pm 0.05 \Omega$	
13	Mechanical shock	MIL-STD-202 method 213 condition C 100 g/6 ms 3.75 m/s 3 shock/direction, 2 directions along 3 axes (18 shocks)	$\pm 0.05 \% \pm 0.05 \Omega$ $\pm 0.015 \% \pm 0.05 \Omega$	
14	Vibration	MIL-STD-202 method 204 5 g for 20 min, 12 cycles each of 3 orientations Test from 10 Hz to 2000 Hz	$\pm 0.1 \% \pm 0.05 \Omega$ $\pm 0.05 \% \pm 0.05 \Omega$	
15	Resistance to soldering heat	MIL-STD-202 method 210 condition D Flux used: alpha 611 Solder temp.: 260 °C ± 5 °C Total immersion during 10 s	\pm 2.5 % \pm 0.05 Ω	$\pm 0.5 \% \pm 0.05 \Omega$
17	ESD AEC-Q200-002 Classific 1000 V _{DC} to			
18	Solderability	J-STD-002 - Preconditioning 4 h dry heat aging and 235 °C SnPb 5 s - 215 °C SnPb 5 s - 260 °C SnAgCu 10 s	Good tinning (≥ 95 % covered) No visible damage	
20	Flammability	UL 94	Class V-0 No burning	
21	Board flex	AEC-Q200-005	$\pm \ 0.1 \ \% \ \pm \ 0.05 \ \Omega$	$\pm~0.05~\%~\pm~0.05~\Omega$
24	Flame retardance	AEC-Q200-001	No flame, no explosion, no temperature higher than 350 °C	

PREFERRED MODELS AND VALUES

Vishay Sfernice highly recommend to use the smallest sizes and flip chip version to get the best performances.

Recommended Values:

10R/18R/25R/50R/75R/100R/150R/180R/200R/250R/330R /500R

Those values are available with a MOQ of 100 pieces.

Recommended termination:

F

Recommended tolerance:

2 %

DESIGN KITS

Design kits are available Ex Stock in CH02016 and CH0402 sizes. There are 20 pieces per recommended value. F termination. 5 % tolerance.

Those kits are packaged in pieces of tape and delivered in ESD bags.

Revision: 17-Jun-2021

3

CH0402, 250 pieces for CH0603.

Other values can be ordered upon request, but higher MOQ will apply: 1000 pieces for CH02016, 500 pieces for



PACKAGING

Standard packaging is plastic tape and reel for all sizes. Paper tape and reel is available for sizes 0402 and 0603. Waffle pack is available for all sizes.

Depending on the type of terminations, parts will be packed differently:

One face:

- Gold terminations:
 (P termination option):
- Tin / silver terminations: (F termination option):

active face up active face down in tape and reel active face up in waffle pack

Note

 Please refer to Vishay Sfernice Application Note "Guidelines for Vishay Sfernice Resistive and Inductive Products" for soldering recommendation (document number 52029, 3. Guidelines for Surface Mounting Components (SMD), profile number 3 applies

	ΜΟQ	NUMBER OF PIECES PER PACKAGE			
SIZE		WAFFLE PACK 2" x 2"	TAPE AND REEL		TAPE WIDTH
			MIN.	MAX.	
02016	See MOQ mentioned on preferred models	484			
0402		100	100	5000	8 mm
0603	and values	100			

PACKAGING RULES


Waffle Pack

Can be filled up to maximum quantity indicated in the table here above, taking into account the minimum order quantity. When quantity ordered exceeds maximum quantity of a single waffle pack, the waffle packs are stacked up on the top of each other and closed by one single cover. To get "not stacked up" waffle pack in case of ordered quantity > maximum number of pieces per package: Please consult Vishay Sfernice for specific ordering code.

Tape and Reel

See Part Numbering information to get the quantity desired by tape.

In regard to the CH02016 size only, up to 5 empty cavities can be found every 1000 parts in the reel. Nevertheless, the number of requested parts will be respected.




- · Historical part numbers are not recommended but can still be used for ordering
- ⁽¹⁾ Gold termination for application in hermetic package. Can also be mounted on PCB with SnAg solder paste
- ⁽²⁾ CHKIT for 0603 size is not available



CODIFICATION	OF PACKAGING
--------------	---------------------

CODIFICATION OF PACKAGING				
WAFFLE PACK (available for all sizes)				
W	100 min., 1 mult.			
PLASTIC TAPE (standard packaging	for all sizes)			
Т	100 min., 1 mult.			
ТА	100 min., 100 mult.			
ТВ	250 min., 250 mult.			
TC	500 min., 500 mult.			
TD	1000 min., 1000 mult.			
TE	2500 min., 2500 mult.			
TF	Full tape (quantity depending on size of chips)			
PAPER TAPE (available for 0402 and 0603)				
PT	100 min., 1 mult.			
PA	100 min., 100 mult.			
PB	250 min., 250 mult.			
PC	500 min., 500 mult.			
PD (not available for size 0402)	1000 min., 1000 mult.			
PE (not available for size 0402)	2500 min., 2500 mult.			
PF (not available for size 0402)	ize 0402) Full tape (quantity depending on size of chips)			



The complex impedance of the chip resistor is given by the following equations:

$$Z = \frac{R + j\omega(L - R^{2}C - L^{2}C\omega^{2})}{1 + C[(R^{2}C - 2L)\omega^{2} + L^{2}C\omega^{4}]}$$

$$\frac{[Z]}{R} = \frac{1}{1 + C[(R^2C - 2L)\omega^2 + L^2C\omega^4]} \times \sqrt{1 + \left[\frac{\omega(L - R^2C - L^2C\omega^2)}{R}\right]^2}$$
$$\theta = \tan^{-1}\frac{\omega(L - R^2C - L^2C\omega^2)}{R}$$

Notes • $\omega = 2 \times \pi \times f$

• *f*: frequency

R, L and C are relevant to the chip resistor itself.

 L_c and C_g also depend on the way the chip resistor is mounted.

It is important to notice that after assembly the external reactance of L_c and C_g will be combined to internal reactance of L and C. This combination can upgrade or downgrade the HF behavior of the component.


- This is why we are displaying three sets of data:
- $\frac{[Z]}{R}$ versus frequency curves which aim to show at a glance the intrinsic HF performance of a given chip resistor
- $\frac{[Z_{total}]}{R}$ versus frequency curves which aim to show the behavior of the chip resistor when mounted

Revision: 17-Jun-2021




These lines are terminated with adapted source and load impedance respectively Z_s and Z_l with $Z_0 = Z_L = Z_s$ (for others configurations please consult us).

Equivalent circuit for S-parameters:



S-parameters are computed taking into account all the resistive, inductive and capacitive elements (Z total) and $Z_0 = Z_L = Z_s = R$. For simulation purposes, those S-parameter data are available for download here: <u>www.vishay.com/doc?53061</u>




INTERNAL IMPEDANCE CURVES


Internal impedance curve for 0402 size (F and P terminations)





INTERNAL IMPEDANCE CURVES




Internal impedance curve for 0402 size (N and G terminations)












www.vishay.com


Vishay Sfernice

INTERNAL IMPEDANCE CURVES (|Z_{TOTAL}| / R)














INTERNAL IMPEDANCE CURVES (|Z_{TOTAL}| / R)




Internal impedance curve for 0603 size (F and P terminations)






S-PARAMETER









9 For technical questions, contact: <u>sferthinfilm@vishay.com</u>


Document Number: 53014

THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT www.vishay.com/doc?91000




S-PARAMETER

CH0402 (F and P Terminations)





CH0402 (N and G Terminations)




CH0402 wrap around (Z₀ = Z_I = Z_s = R = 50 Ω)

CH0603 (F and P Terminations)






CH0402 flip chip ($Z_0 = Z_I = Z_s = R = 100 \ \Omega$)



CH0402 wraparound ($Z_0 = Z_I = Z_s = R = 100 \Omega$)




Revision: 17-Jun-2021

Document Number: 53014




S-PARAMETER

CH0603 (N and G Terminations)



CH0603 wraparound ($Z_0 = Z_I = Z_s = R = 50 \Omega$)



CH0603 wraparound ($Z_0 = Z_I = Z_s = R = 100 \Omega$)



Vishay

Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and / or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Hyperlinks included in this datasheet may direct users to third-party websites. These links are provided as a convenience and for informational purposes only. Inclusion of these hyperlinks does not constitute an endorsement or an approval by Vishay of any of the products, services or opinions of the corporation, organization or individual associated with the third-party website. Vishay disclaims any and all liability and bears no responsibility for the accuracy, legality or content of the third-party website or for that of subsequent links.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.