## FEATURES

Eight 8-bit DACs with output amplifiers Operates with single or dual supplies Microprocessor-compatible (95 ns WR pulse)
No user trims required
Skinny 24-lead PDIP, CERDIP, and SOIC packages, and a 28-lead PLCC surface-mount package

FUNCTIONAL BLOCK DIAGRAM

developed to integrate high speed digital logic circuits and precision analog circuits on the same chip.

## PRODUCT HIGHLIGHTS

1. The single chip design of eight 8 -bit DACs and amplifiers allows a dramatic reduction in board space requirements and offers increased reliability in systems using multiple converters. The PDIP, CERDIP, and SOIC pinout is aimed at optimizing board layout with all analog inputs and outputs at one side of the package and all digital inputs at the other.
2. The voltage mode configuration of the DACs allows single supply operation of the AD7228. The device can also be operated with dual supplies giving enhanced performance for some parameters.
3. The AD7228 has a common 8-bit data bus with individual DAC latches, providing a versatile control architecture for simple interface to microprocessors. All latch enable signals are level triggered and speed compatible with most high performance 8 -bit microprocessors.

## TABLE OF CONTENTS

Features ..... 1
Functional Block Diagram ..... 1
General Description .....  1
Product Highlights ..... 1
Revision History ..... 2
Specifications ..... 3
Dual Supply .....  3
Single Supply ..... 4
REVISION HISTORY
10/2017—Rev. C to Rev. D
Changes to Ordering Guide ..... 15
12/2015—Rev. B to Rev. C
Changes to Features Section .....  1
Changes to Table 1 ..... 3
Changes to Table 2 ..... 4
Switching Characteristics ..... 5
Absolute Maximum Ratings .....  6
ESD Caution .....  6
Pin Configurations and Function Descriptions .....  7
Theory of Operation .....  8
Circuit Information .....  8
Outline Dimensions ..... 14
Ordering Guide ..... 15
Deleted LCCC Pin Configuration .....  4
Changes to Table 3 .....  5
Changes to Absolute Maximum Ratings Section and Table 4..... .....  6
Added Table 5; Renumbered Sequentially .....  7
Added 5 V Single-Supply Operation Section ..... 12
Updated Outline Dimensions ..... 14
Changes to Ordering Guide ..... 15

## SPECIFICATIONS

## DUAL SUPPLY

$\mathrm{V}_{\mathrm{DD}}=10.8 \mathrm{~V}$ to $16.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=-5 \mathrm{~V} \pm 10 \%, \mathrm{GND}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{REF}}=2 \mathrm{~V}$ to $10 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}$, unless otherwise noted. All specifications $\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\mathrm{MAX}},-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ unless otherwise noted. Vout must be less than $\mathrm{V}_{\mathrm{DD}}$ by 3.5 V to ensure correct operation.

Table 1.

| Parameter | $K$ and $B$ Versions | L and C Versions | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: |
| STATIC PERFORMANCE <br> Resolution <br> Total Unadjusted Error (TUE) ${ }^{1}$ <br> Relative Accuracy <br> Differential Nonlinearity <br> Full-Scale Error ${ }^{2}$ <br> Zero Code Error at $25^{\circ} \mathrm{C}$ <br> $\mathrm{T}_{\text {min }}$ to $\mathrm{T}_{\text {max }}$ <br> Minimum Load Resistance | $\begin{aligned} & 8 \\ & \pm 2 \\ & \pm 1 \\ & \pm 1 \\ & \pm 1 \\ & \\ & \pm 25 \\ & \pm 30 \\ & 2 \\ & \hline \end{aligned}$ | $\begin{aligned} & 8 \\ & \pm 1 \\ & \pm 1 / 2 \\ & \pm 1 \\ & \pm 1 / 2 \\ & \\ & \pm 15 \\ & \pm 20 \\ & 2 \end{aligned}$ | Bits <br> LSB max <br> LSB max <br> LSB max <br> LSB max <br> $m V$ max <br> mV max <br> $\mathrm{k} \Omega$ min | $V_{D D}=15 \mathrm{~V} \pm 10 \%, V_{\text {REF }}=10 \mathrm{~V}$ <br> Guaranteed monotonic <br> Typical temperature coefficient is $5 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ with $V_{\text {REF }}=10 \mathrm{~V}$ <br> Typical temperature coefficient is $30 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ $\mathrm{V}_{\text {out }}=10 \mathrm{~V}$ |
| REFERENCE INPUT <br> Voltage Range Input Resistance Input Capacitance ${ }^{3}$ AC Feedthrough | $\begin{aligned} & 2 / 10 \\ & 2 \\ & 500 \\ & -70 \end{aligned}$ | $\begin{aligned} & 2 / 10 \\ & 2 \\ & 500 \\ & -70 \end{aligned}$ | V min/V max <br> $k \Omega$ min <br> pF max <br> dB typ | Occurs when each DAC is loaded with all 1s $V_{\text {REF }}=8 \mathrm{~V} \mathrm{p}-\mathrm{p}$ sine wave at 10 kHz |
| DIGITAL INPUTS Input High Voltage, $\mathrm{V}_{\mathrm{INH}}$ Input Low Voltage, VINL Input Leakage Current Input Capacitance ${ }^{3}$ Input Coding | $\begin{aligned} & 2.4 \\ & 0.8 \\ & \pm 1 \\ & 8 \\ & \text { Binary } \\ & \hline \end{aligned}$ | $\begin{aligned} & 2.4 \\ & 0.8 \\ & \pm 1 \\ & 8 \\ & \text { Binary } \\ & \hline \end{aligned}$ | $\vee$ min <br> V max <br> $\mu \mathrm{A}$ max <br> pF max | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{DD}}$ |
| DYNAMIC PERFORMANCE ${ }^{3}$ <br> Voltage Output Slew Rate Voltage Output Settling Time Positive Full-Scale Change Negative Full-Scale Change Digital Feedthrough Digital Crosstalk ${ }^{4}$ | $\begin{aligned} & 2 \\ & 5 \\ & 5 \\ & 50 \\ & 50 \end{aligned}$ | $\begin{aligned} & 2 \\ & 5 \\ & 5 \\ & 50 \\ & 50 \end{aligned}$ | $\mathrm{V} / \mu \mathrm{s}$ min <br> $\mu \mathrm{s}$ max $\mu \mathrm{s}$ max nV-sec typ nV-sec typ | $\mathrm{V}_{\text {REF }}=10 \mathrm{~V}$; settling time to $\pm 1 / 2 \mathrm{LSB}$ <br> $V_{\text {REF }}=10 \mathrm{~V}$; settling time to $\pm 1 / 2 \mathrm{LSB}$ <br> Code transition all 0 s to all $1 \mathrm{~s}, \mathrm{~V}_{\text {REF }}=0 \mathrm{~V} ; \overline{\mathrm{WR}}=\mathrm{V}_{\mathrm{DD}}$ <br> Code transition all 0 s to all $1 \mathrm{~s}, \mathrm{~V}_{\text {REF }}=10 \mathrm{~V} ; \overline{\mathrm{WR}}=0 \mathrm{~V}$ |
| POWER SUPPLIES <br> $V_{D D}$ Range <br> $V_{5 s}$ Range <br> IDD <br> at $25^{\circ} \mathrm{C}$ <br> $\mathrm{T}_{\text {min }}$ to $\mathrm{T}_{\text {max }}$ <br> lss <br> at $25^{\circ} \mathrm{C}$ <br> $\mathrm{T}_{\text {min }}$ to $\mathrm{T}_{\text {max }}$ | $\begin{aligned} & 10.8 / 16.5 \\ & -4.5 /-5.5 \\ & 16 \\ & 20 \\ & 14 \\ & 18 \end{aligned}$ | $\begin{aligned} & 10.8 / 16.5 \\ & -4.5 /-5.5 \\ & 16 \\ & 20 \\ & 14 \\ & 18 \end{aligned}$ | V min/V max $\vee \min / V$ max <br> mA max <br> mA max <br> mA max <br> mA max | For specified performance <br> For specified performance <br> Outputs unloaded; $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\text {INL }}$ or $\mathrm{V}_{\mathrm{INH}}$ <br> Outputs unloaded; $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\text {INL }}$ or $\mathrm{V}_{\text {INH }}$ |

[^0]
## AD7228

## SINGLE SUPPLY

$\mathrm{V}_{\mathrm{DD}}=15 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{\mathrm{SS}}=\mathrm{GND}, \mathrm{GND}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{REF}}=10 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}$, unless otherwise noted. All specifications $\mathrm{T}_{\mathrm{MIN}}$ to $\mathrm{T}_{\mathrm{MAX}}$, $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, unless otherwise noted.

Table 2.

| Parameter | $K$ and $B$ Versions | L and C Versions | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: |
| STATIC PERFORMANCE <br> Resolution Total Unadjusted Error ${ }^{1}$ Differential Nonlinearity Minimum Load Resistance | $\begin{aligned} & 8 \\ & \pm 2 \\ & \pm 1 \\ & 2 \end{aligned}$ | $\begin{aligned} & 8 \\ & \pm 1 \\ & \pm 1 \\ & 2 \end{aligned}$ | Bits <br> LSB max <br> LSB max <br> $\mathrm{k} \Omega$ min | Guaranteed monotonic $\mathrm{V}_{\text {out }}=10 \mathrm{~V}$ |
| REFERENCE INPUT Input Resistance Input Capacitance ${ }^{2}$ | $\begin{aligned} & 2 \\ & 500 \end{aligned}$ | $\begin{aligned} & 2 \\ & 500 \end{aligned}$ | $k \Omega$ min pF max | Occurs when each DAC is loaded with all 1s |
| DIGITAL INPUTS Input High Voltage, $\mathrm{V}_{\mathrm{INH}}$ Input Low Voltage, VINL Input Leakage Current Input Capacitance ${ }^{2}$ Input Coding | $\begin{aligned} & 2.4 \\ & 0.8 \\ & \pm 1 \\ & 8 \\ & \text { Binary } \\ & \hline \end{aligned}$ | $\begin{aligned} & 2.4 \\ & 0.8 \\ & \pm 1 \\ & 8 \\ & \text { Binary } \\ & \hline \end{aligned}$ | $\vee$ min <br> $V$ max <br> $\mu \mathrm{A}$ max <br> pF max | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{DD}}$ |
| DYNAMIC PERFORMANCE ${ }^{2}$ <br> Voltage Output Slew Rate Voltage Output Settling Time Positive Full-Scale Change Negative Full-Scale Change Digital Feedthrough Digital Crosstalk ${ }^{3}$ | $\begin{aligned} & 2 \\ & 5 \\ & 5 \\ & 7 \\ & 50 \\ & 50 \end{aligned}$ | $\begin{aligned} & 2 \\ & \\ & 5 \\ & 7 \\ & 50 \\ & 50 \end{aligned}$ | $\mathrm{V} / \mu \mathrm{s}$ min <br> $\mu \mathrm{s}$ max <br> $\mu \mathrm{s}$ max <br> nV-sec typ <br> nV -sec typ | Settling time to $\pm 1 / 2$ LSB <br> Settling time to $\pm 1 / 2$ LSB <br> Code transition all 0 s to all $1 \mathrm{~s}, \mathrm{~V}_{\text {REF }}=0 \mathrm{~V}, \overline{\mathrm{WR}}=\mathrm{V}_{\mathrm{DD}}$ <br> Code transition all 0 s to all $1 \mathrm{~s}, \mathrm{~V}_{\text {REF }}=10 \mathrm{~V}, \overline{\mathrm{WR}}=0 \mathrm{~V}$ |
| POWER SUPPLIES <br> VDD Range ldo <br> at $25^{\circ} \mathrm{C}$ <br> $\mathrm{T}_{\text {min }}$ to $\mathrm{T}_{\text {max }}$ | $\begin{aligned} & 13.5 / 16.5 \\ & 16 \\ & 20 \end{aligned}$ | $\begin{aligned} & 13.5 / 16.5 \\ & 16 \\ & 20 \end{aligned}$ | V min/V max <br> mA max <br> mA max | For specified performance Outputs unloaded; $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {INL }}$ or $\mathrm{V}_{\text {INH }}$ |

[^1]
## SWITCHING CHARACTERISTICS

See Figure 8 and Figure 2; $V_{D D}=5 \mathrm{~V} \pm 5 \%$ or 10.8 V to 16.5 V ; V SS $=0 \mathrm{~V}$ or $-5 \mathrm{~V} \pm 10 \%$. Sample tested at $25^{\circ} \mathrm{C}$ to ensure compliance. All input rise and fall times measured from $10 \%$ to $90 \%$ of $5 \mathrm{~V}, \mathrm{t}_{\mathrm{R}}=\mathrm{t}_{\mathrm{F}}=5 \mathrm{~ns}$. Timing measurement reference level is $\left(\mathrm{V}_{\text {INH }}+\mathrm{V}_{\text {INL }}\right) / 2$.

Table 3.

| Parameter | Limit at $\mathbf{2 5}^{\circ} \mathbf{C}$, <br> All Grades | Limit at $\mathbf{T}_{\text {MIN, }}, \mathbf{T}_{\text {MAX }}$, <br> K, L, B, and C Versions | Unit | Description |
| :--- | :--- | :--- | :--- | :--- |
| $\mathrm{t}_{1}$ | 0 | 0 | ns min | Address to $\overline{\mathrm{WR}}$ setup time |
| $\mathrm{t}_{2}$ | 0 | 0 | ns min | Address to $\overline{\mathrm{WR}}$ hold time |
| $\mathrm{t}_{3}$ | 70 | 90 | ns min | Data valid to $\overline{\mathrm{WR}}$ setup time |
| $\mathrm{t}_{4}$ | 10 | 10 | ns min | Data valid to $\overline{\mathrm{WR}}$ hold time |
| $\mathrm{t}_{5}$ | 95 | 120 | ns min | Write pulse width |



NOTES

1. THE SELECTED INPUT LATCH IS TRANSPARENT WHILE $\overline{\text { WR }}$ IS LOW, THUS INVALID DATA DURING THIS TIME CAN
CAUSE SPURIOUS OUTPUTS.
Figure 2. Write Cycle Timing Diagram

## ABSOLUTE MAXIMUM RATINGS

Table 4.

| Parameter | Rating |
| :---: | :---: |
| $V_{\text {DD }}$ to GND | -0.3 V to +17V |
| $\mathrm{V}_{\text {D }}$ to $\mathrm{V}_{S S}$ | -0.3 V to +24 V |
| Digital Input Voltage to GND | -0.3 V to $\mathrm{V}_{\mathrm{DD}}$ |
| $V_{\text {ReF }}$ to GND | -0.3 V to $\mathrm{V}_{\mathrm{DD}}$ |
| Voutx to GND ${ }^{1}$ | $\mathrm{V}_{S S}, \mathrm{~V}_{\text {DD }}$ |
| Power Dissipation (Any Package) to $75^{\circ} \mathrm{C}$ | 1000 mW |
| Derates Above $75^{\circ} \mathrm{C}$ by | 2.0 mW/ ${ }^{\circ} \mathrm{C}$ |
| Operating Temperature Range |  |
| Commercial | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Industrial | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Lead Temperature (Soldering, 10 sec ) | $300^{\circ} \mathrm{C}$ |

## PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS



Figure 3. 24-Lead PDIP, CERDIP, and SOIC Pin Configuration


DNC $=$ NO CONNECT. DO NOT CONNECT TO THIS PIN.
Figure 4. 28-Lead PLCC Pin Configuration

Table 5. Pin Function Descriptions

| Pin No. |  | Mnemonic | Description |
| :---: | :---: | :---: | :---: |
| 24-Lead PDIP, CERDIP, and SOIC | 28-Lead PLCC |  |  |
| 1 | 2 | $V_{\text {DD }}$ | Positive Supply Voltage This device can be operated from a supply of 10.8 V to 16.5 V . |
| 2 | 3 | Vouts | Analog Output Voltage of DAC 8. |
| 3 | 4 | Voutr | Analog Output Voltage of DAC 7. |
| 4 | 5 | Vout6 | Analog Output Voltage of DAC 6. |
| 5 | 6 | Vouts | Analog Output Voltage of DAC 5. |
| 6 | 7 | Vouta | Analog Output Voltage of DAC 4. |
|  | 1, 8, 15, 22 | DNC | Do Not Connect. Do not connect to this pin. |
| 7 | 9 | Vout3 | Analog Output Voltage of DAC 3. |
| 8 | 10 | Vout2 | Analog Output Voltage of DAC 2. |
| 9 | 11 | Vout1 | Analog Output Voltage of DAC 1. |
| 10 | 12 | $\mathrm{V}_{\text {ss }}$ | Negative Supply Voltage. This device can be operated from a supply of -5.5 V to -4.5 V . |
| 11 | 13 | V REF | DAC Reference Voltage Input. |
| 12 | 14 | GND | Ground Pin. |
| 13 | 16 | DB7 | Parallel Data Bit 7. |
| 14 | 17 | DB6 | Parallel Data Bit 6. |
| 15 | 18 | DB5 | Parallel Data Bit 5. |
| 16 | 19 | DB4 | Parallel Data Bit 4. |
| 17 | 20 | DB3 | Parallel Data Bit 3. |
| 18 | 21 | DB2 | Parallel Data Bit 2. |
| 19 | 23 | DB1 | Parallel Data Bit 1. |
| 20 | 24 | DB0 | Parallel Data Bit 0. |
| 21 | 25 | $\overline{W R}$ | Write Control Digital Input In, Active Low. $\overline{W R}$ transfers shift register data to the DAC register on the rising edge. The signal level on this pin must be $\leq \mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$. |
| 22 | 26 | A2 | Address Pin 2. The signal level on this pin must be $\leq \mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$. |
| 23 | 27 | A1 | Address Pin 1. The signal level on this pin must be $\leq \mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$. |
| 24 | 28 | A0 | Address Pin 0. The signal level on this pin must be $\leq \mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$. |

## THEORY OF OPERATION

## CIRCUIT INFORMATION

## DACs

The AD7228 contains eight identical, 8-bit, voltage mode DACs. The output voltages from the converters have the same polarity as the reference voltage, allowing single-supply operation. A novel DAC switch pair arrangement on the AD7228 allows a reference voltage range from 2 V to 10 V . Each DAC consists of a highly stable, thin film, R-2R ladder and eight high speed NMOS switches. The simplified circuit diagram for one channel is shown in Figure 5. Note that $\mathrm{V}_{\text {ReF }}$ and GND are common to all eight DACs.


Figure 5. DAC Simplified Circuit Diagram
The input impedance at the $\mathrm{V}_{\text {ReF }}$ pin of the AD7228 is the parallel combination of the eight individual DAC reference input impedances. It is code dependent and can vary from $2 \mathrm{k} \Omega$ to infinity. The lowest input impedance occurs when all eight DACs are loaded with digital code 01010101 . Therefore, it is important that the external reference source presents a low output impedance to the $\mathrm{V}_{\text {REF }}$ terminal of the AD7228 under changing load conditions. Due to transient currents at the reference input during digital code changes, a $0.1 \mu \mathrm{~F}$ (or greater) decoupling capacitor is recommended on the $V_{\text {ReF }}$ input for dc applications. The nodal capacitance at the reference terminal is also code dependent and typically varies from 120 pF to 350 pF .
Consider each Voutx pin as a digitally programmable voltage source with an output voltage.

$$
V_{O U T x}=D_{N} \times V_{R E F}
$$

where $D_{N}$ is a fractional representation of the digital input code and can vary from 0 to 255/256.
The output impedance is that of the output buffer amplifier as described in the Op Amp section.

## Op Amp

Each voltage mode DAC output is buffered by a unity-gain, noninverting, CMOS amplifier. This buffer amplifier is tested with a $2 \mathrm{k} \Omega$ and 100 pF load, but typically drives a $2 \mathrm{k} \Omega$ and 500 pF load.
The AD7228 can be operated from single or dual supplies. Operating the device from single or dual supplies has no effect on the positive going settling time. However, the negative going settling time to voltages near 0 V in single-supply operation is
slightly longer than the settling time for dual supply operation. Additionally, to ensure that the output voltage can go to 0 V in single-supply operation, a transistor on the output acts as a passive pull-down as the output voltage nears 0 V . As a result, the sink capability of the amplifier is reduced as the output voltage nears 0 V in single-supply operation. In dual supply operation, the full sink capability of $400 \mu \mathrm{~A}$ at $25^{\circ} \mathrm{C}$ is maintained over the entire output voltage range. The single-supply output sink capability is shown in Figure 6. The negative $\mathrm{V}_{\text {ss }}$ also gives improved output amplifier performance, allowing an extended input reference voltage range and giving an improved slew rate at the output.


Figure 6. Single Supply Sink Current
The output broadband noise from the amplifier is $300 \mu \mathrm{~V}$ p-p.
Figure 7 shows a plot of noise spectral density vs. frequency.


Figure 7. Noise Spectral Density vs. Frequency

## Digital Inputs

The AD7228 digital inputs are compatible with either TTL or 5 V CMOS levels. All logic inputs are static protected MOS gates with typical input currents of less than 1 nA . Internal input protection is achieved by on-chip distributed diodes.

## Interface Logic Information

The A0, A1, and A2 address lines select which DAC accepts data from the input port. Table 6 shows the selection table for the eight DACs and Figure 8 shows the input control logic. When the $\overline{\mathrm{WR}}$ signal is low, the input latch of the selected DAC is transparent, and its output responds to activity on the data bus. The data is latched into the addressed DAC latch on the rising edge of $\overline{\mathrm{WR}}$. While $\overline{\mathrm{WR}}$ is high, the analog outputs remain at the value corresponding to the data held in their respective latches.

Table 6. AD7228 Truth Table

| Control Inputs |  |  |  | Operation |
| :--- | :--- | :--- | :--- | :--- |
| $\overline{\text { WR }}$ | A2 | A1 | A0 |  |
| High | X $^{1}$ | X | X | No operation, device <br> not selected |
| Low |  |  |  | Low |
| Low to High | Low | Low | DAC 1 transparent |  |
| Low | Low | Low | Low | DAC 1 latched |
| Low | Low | High | High | DAC 2 transparent |
| Low | Low | High | High | DAC 4 transparent |
| Low | High | Low | Low | DAC 5 transparent |
| Low | High | Low | High | DAC 6 transparent |
| Low | High | High | Low | DAC 7 transparent |
| Low | High | High | High | DAC 8 transparent |

${ }^{1} \mathrm{X}$ means don't care.


## Supply Current

The AD7228 has a maximum $I_{D D}$ specification of 20 mA and a maximum Iss of 18 mA over the $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ temperature range. Figure 9 shows a typical plot of power supply current vs. temperature.


Figure 9. Power Supply Current vs. Temperature

## Applying the AD7228 Unipolar Output Operation

Unipolar output operation is the basic mode of operation for each channel of the AD7228 and the output voltage has the same positive polarity as $\mathrm{V}_{\text {ref. }}$. Connections for unipolar output operation are shown in Figure 10. The AD7228 can be operated from single or dual supplies. The voltage at the reference input must never be negative with respect to GND. Failure to observe this precaution may cause parasitic transistor action and possible device destruction. The code table for unipolar output operation is shown in Table 7.


Figure 10. Unipolar Output Circuit

Table 7. Unipolar Code Table

| DAC Latch Contents |  | Analog Output |
| :---: | :---: | :---: |
| MSB | LSB ${ }^{1}$ |  |
| 1111 | 1111 | + $\mathrm{V}_{\text {REF }}(255 / 256)$ |
| 1000 | 0001 | $+\mathrm{V}_{\text {REF }}(129 / 256)$ |
| 1000 | 0000 | $+\mathrm{V}_{\text {REF }}\left(\frac{128}{256}\right)=+\frac{V_{\text {REF }}}{2}$ |
| 0111 | 1111 | $+\mathrm{V}_{\text {ReF }}(127 / 256)$ |
| 0000 | 0001 | $+\mathrm{V}_{\text {REF }}(1 / 256)$ |
| 0000 | 0000 | 0V |

${ }^{1} 1 \mathrm{LSB}=\left(\mathrm{V}_{\text {REF }}\right)\left(2^{-8}\right)=\mathrm{V}_{\text {REF }}(1 / 256)$.

## Bipolar Output Operation

Each of the DACs on the AD7228 can be individually configured for bipolar output operation. This is possible using one external amplifier and two resistors per channel. Figure 11 shows a circuit used to implement offset binary coding (bipolar operation) with DAC 1 of the AD7228. In this case,

$$
V_{O U T}=\left(1+\frac{R 2}{R 1}\right) \times\left(D_{1} \times V_{R E F}\right)-\left(\frac{R 2}{R 1}\right) \times\left(V_{R E F}\right)
$$

With $R 1=R 2$,

$$
V_{\text {OUT }}=\left(2 D_{1}-1\right) \times\left(V_{\text {REF }}\right)
$$

where $D_{1}$ is a fractional representation of the digital word in Latch 1 of the AD7228 ( $0 \leq D_{1} \leq 255 / 256$ ).

Table 8. Bipolar Code Table

| DAC Latch Contents |  | Analog Output |
| :---: | :---: | :---: |
| MSB | LSB |  |
| 1111 | 1111 | $+\mathrm{V}_{\text {REF }}(127 / 128)$ |
| 1000 | 0001 | $+\mathrm{V}_{\text {ReF }}(1 / 128)$ |
| 1000 | 0000 | OV |
| 0111 | 1111 | - $\mathrm{V}_{\text {REF }}(1 / 128)$ |
| 0000 | 0001 | - $\mathrm{V}_{\text {REF }}(127 / 128)$ |
| 0000 | 0000 | $-\mathrm{V}_{\text {REF }}(128 / 128)=-\mathrm{V}_{\text {ReF }}$ |

Mismatch between R1 and R2 causes gain and offset errors; therefore, these resistors must match and track over temperature.
The AD7228 can be operated from a single supply or from dual supplies. Table 8 shows the digital code vs. output voltage relationship for the circuit of Figure 11 with R1 = R2.

## AC Reference Signal

In some applications, it may be desirable to have an ac signal applied as the reference input to the AD7228. The AD7228 has multiplying capability within the upper ( 10 V ) and lower ( 2 V ) limits of reference voltage when operated with dual supplies. Therefore, ac signals must be ac-coupled and biased up before being applied to the reference input. Figure 12 shows an ac signal applied to the reference input of the AD7228. For input frequencies up to 50 kHz , the output distortion typically remains less than $0.1 \%$. The typical 3 dB bandwidth for small signal inputs is 800 kHz .


Figure 11. Bipolar Output Circuit


Figure 12. Applying an AC Signal to the AD7228
Rev. D|Page 10 of 15

## Timing Deskew

Signal edges slowing or rounding off by the time they reach the pin driver circuitry is a common problem in automated test equipment (ATE) applications. Square up the edge at the pin driver to overcome this problem. However, because each edge is not rounded off by the same extent, this squaring up may lead to incorrect timing relationship between signals. This effect is shown in Figure 13.


Figure 13. Time Skewing Due to Slowing of Edges
The circuit of Figure 14 shows how two DACs of the AD7228 can help overcome the problem of time skewing. The same two signals are applied to this circuit as are applied in Figure 14. The output of each DAC is applied to one input of a high speed comparator, and the signals are applied to the other inputs. Varying the output voltage of the DAC effectively varies the trigger point at which the comparator flips. Therefore, the timing relationship between the two signals can be programmably corrected (or deskewed) by varying the code to the DAC of the AD7228. In a typical application, the code is loaded to the DACs for correct timing relationships during the calibration cycle of the instrument.


Figure 14. AD7228 Timing Deskew Circuit

## Coarse/Fine Adjust

Pair the DACs on the AD7228 together to form a coarse/fine adjust function as shown in Figure 15. The function is achieved using one external op amp and a few resistors per pair of DACs.

DAC 1 is the most significant or coarse DAC. Data is first loaded to this DAC to coarsely set the output voltage. DAC 2 is then used to fine tune this output voltage. Varying the ratio of R1 to R2 varies the relative effect of the coarse and fine DACs on the output voltage. For the resistor values shown, DAC 2 has a resolution of $150 \mu \mathrm{~V}$ in a 10 V output range. Because each DAC on the AD7228 is guaranteed monotonic, the coarse adjustment and fine adjustment are each monotonic. One application for this is as a setpoint controller (see the AN-317 Application Note, "Circuit Applications of the AD7226 Quad CMOS DAC," available from Analog Devices, Inc.).


Figure 15. Coarse/Fine Adjust Circuit

## Self Programmable Reference

The circuit of Figure 16 shows how one DAC of the AD7228, in this case DAC 1, can be used in a feedback configuration to provide a programmable reference for itself and the other seven converters. The relationship of $\mathrm{V}_{\text {ReF }}$ to $\mathrm{V}_{\text {IN }}$ is expressed by

$$
V_{R E F}=\frac{(1+G)}{\left(1+G \times D_{1}\right)} \times V_{I N}
$$

where $G=\mathrm{R} 2 / \mathrm{R} 1$.


Figure 16. Self Programmable Reference

Figure 17 shows typical plots of $V_{\text {ref }}$ vs. digital code, $D_{1}$, for three different values of G . With $\mathrm{V}_{\mathrm{IN}}=2.5 \mathrm{~V}$ and $\mathrm{G}=3$, the voltage at the output varies between 2.5 V and 10 V , giving an effective 10-bit dynamic range to the other seven converters. For correct operation of the circuit, it is recommended that $\mathrm{V}_{\text {ss }}$ is equal to -5 V and R 1 be greater than $6.8 \mathrm{k} \Omega$.


Figure 17. Variation of $V_{\text {REF }}$ with Feedback Configuration

## 5 V Single-Supply Operation

The AD7228 can be operated from a single 5 V power supply, resulting in only slightly degraded accuracy performance from the device. Figure 18 shows a typical plot of relative accuracy for the device with $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ and a reference voltage of 1.23 V . Differential nonlinearity is an important parameter that retains its specified performance and remains monotonic over the output voltage range.
The output transfer function sits on top of the amplifier offset voltage; there is an initial offset voltage, and the voltage coming from the output transfer function is added on top of this offset voltage. Because the reference voltage is reduced, the offset voltage equals a few LSBs. For devices with a true negative offset (when $\mathrm{V}_{\mathrm{ss}}=-5 \mathrm{~V}$ ), the transfer function does not move off the bottom rail for the first few LSBs of code. After this, the transfer function continues as normal. The relative accuracy plot of Figure 18 is for a device with a true positive offset.
Maintain the required overhead voltage of 3.5 V between $\mathrm{V}_{\mathrm{DD}}$ and the reference voltage, which limits the reference voltage range. However, operating the device from a single 5 V supply reduces the power dissipation considerably (typically to 50 mW ). The digital input threshold levels and digital input currents are not affected by operating the device from the single 5 V supply.


Figure 18. Relative Accuracy at $V_{D D}=5 \mathrm{~V}$

## Microprocessor Interfacing


${ }^{1}$ FOR 8085A, DATA BUS NEEDS TO BE DEMULTIPLEXED.
3Z80 ONLY.
3ADDITIONAL PINS OMITTED FOR CLARITY.
Figure 19. AD7228 to 8085A/Z80 Interface

*ADDITIONAL PINS OMITTED FOR CLARITY.
Figure 20. AD7228 to 6809/6502 Interface


Figure 22. AD7228 to 8051 Interface

*ADDITIONAL PINS OMITTED FOR CLARITY
Figure 21. AD7228 to 68008 Interface

## OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MS－001
CONTROLLING DIMENSIONS ARE IN INCHES；MILLIMETER DIMENSIONS （IN PARENTHESES）ARE ROUNDED－OFF INCH EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN． CORNER LEADS MAY BE CONFIGURED AS WHOLE OR HALF LEADS．

Figure 23．24－Lead Plastic Dual In－Line Package［PDIP］ Narrow Body（N－24－1）
Dimensions shown in inches and（millimeters）


CONTROLLING DIMENSIONS ARE IN INCHES；MILLIMETER DIMENSIONS （IN PARENTHESES）ARE ROUNDED－OFF INCH EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN．

Figure 24．24－Lead Ceramic Dual In－Line Package［CERDIP］ Narrow Body（Q－24－1）
Dimensions shown in inches and（millimeters）


COMPLIANT TO JEDEC STANDARDS MS-013-AD CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.

Figure 25. 24-Lead Standard Small Outline Package [SOIC_W] Wide Body (RW-24)
Dimensions shown in millimeters and (inches)


COMPLIANT TO JEDEC STANDARDS MO-047-AB
CONTROLLING DIMENSIONS ARE IN INCHES; MILLIMETER DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF INCH EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.

Figure 26. 28-Lead Plastic Leaded Chip Carrier [PLCC] (P-28)
Dimensions shown in inches and (millimeters)
ORDERING GUIDE

| Model $^{1}$ | Temperature Range | Maximum TUE (LSB) | Package Description | Package Option |
| :--- | :--- | :--- | :--- | :--- |
| AD7228BQ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $\pm 2$ | 24 -Lead CERDIP | Q-24-1 |
| AD7228CQ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $\pm 1$ | 24 -Lead CERDIP | Q-24-1 |
| AD7228KN | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $\pm 2$ | 24 -Lead PDIP | $\mathrm{N}-24-1$ |
| AD7228KNZ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $\pm 2$ | 24 -Lead PDIP | $\mathrm{N}-24-1$ |
| AD7228KP | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $\pm 2$ | 28 -Lead PLCC | $\mathrm{P}-28$ |
| AD7228KP-REEL | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $\pm 2$ | 28 -Lead PLCC | $\mathrm{P}-28$ |
| AD7228KPZ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $\pm 2$ | 28 -Lead PLCC | $\mathrm{P}-28$ |
| AD7228KR | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $\pm 2$ | 24 -Lead SOIC_W | RW-24 |
| AD7228KRZ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $\pm 2$ | 24 -Lead SOIC_W | RW- 24 |
| AD7228LNZ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $\pm 1$ | 24 -Lead PDIP | $\mathrm{N}-24-1$ |
| AD7228LPZ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $\pm 1$ | 28 -Lead PLCC | P-28 |

[^2]
## Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery \& Lifecycle Information:

Analog Devices Inc.:
AD7228KP


[^0]:    ${ }^{1}$ Total unadjusted error includes zero code error, relative accuracy, and full-scale error.
    ${ }^{2}$ Calculated after zero code error is adjusted out.
    ${ }^{3}$ Sample tested at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ to ensure compliance.
    ${ }^{4}$ The glitch impulse transferred to the output of one converter (not addressed) due to a change in the digital input code to another addressed converter.

[^1]:    ${ }^{1}$ Total unadjusted error includes zero code error, relative accuracy and full-scale error.
    ${ }^{2}$ Sample tested at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ to ensure compliance.
    ${ }^{3}$ The glitch impulse transferred to the output of one converter (not addressed) due to a change in the digital input code to another addressed converter.

[^2]:    ${ }^{1} \mathrm{Z}=$ RoHS Compliant Part.

