# **Octal 3-State Noninverting Buffer/Line Driver/Line Receiver**

# High–Performance Silicon–Gate CMOS


The MC74HC541A is identical in pinout to the LS541. The device inputs are compatible with Standard CMOS outputs. External pull-up resistors make them compatible with LSTTL outputs.

The HC541A is an octal noninverting buffer/line driver/line receiver designed to be used with 3-state memory address drivers, clock drivers, and other bus-oriented systems. This device features inputs and outputs on opposite sides of the package and two ANDed active-low output enables.

The HC541A is similar in function to the HC540A, which has inverting outputs.

# Features

- Output Drive Capability: 15 LSTTL Loads
- Outputs Directly Interface to CMOS, NMOS and TTL
- Operating Voltage Range: 2.0 to 6.0 V
- Low Input Current: 1 µA
- High Noise Immunity Characteristic of CMOS Devices
- In Compliance With the JEDEC Standard No. 7 A Requirements
- Chip Complexity: 134 FETs or 33.5 Equivalent Gates
- NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable
- These Devices are Pb-Free and are RoHS Compliant






# **ON Semiconductor®**

http://onsemi.com



CASE 948E





# MARKING DIAGRAMS

20 RRRRRRR		, annananan,
HC541A AWLYYWW 0		HC 541A ALYW• O •
SOIC-20		TSSOP-20
,	<ul><li>Assembly</li><li>Wafer Lo</li><li>Year</li><li>Work We</li></ul>	t ek
G or ■	= Pb-Free	Package

(Note: Microdot may be in either location)

# **FUNCTION TABLE**

Inpu	Output V	
OE1 OE	2 A	Output Y
LL	L	L
LL	Н	н
н х	X	Z
х н	X	Z

Z = High Impedance

### **ORDERING INFORMATION**

See detailed ordering and shipping information in the package dimensions section on page 5 of this data sheet.

© Semiconductor Components Industries, LLC, 2014 August, 2014 - Rev. 9

## MAXIMUM RATINGS

Symbol	Parameter		Value	Unit
V <sub>CC</sub>	DC Supply Voltage		-0.5 to +7.0	V
VI	DC Input Voltage		$-0.5 \leq V_I \leq V_{CC} + 0.5$	V
Vo	DC Output Voltage (Note 1)		$-0.5 \leq V_O \leq V_{CC} + 0.5$	V
Ι <sub>ΙΚ</sub>	DC Input Diode Current		±20	mA
Ι <sub>ΟΚ</sub>	DC Output Diode Current		±35	mA
Ι <sub>Ο</sub>	DC Output Sink Current		±35	mA
I <sub>CC</sub>	DC Supply Current per Supply Pin		±75	mA
I <sub>GND</sub>	DC Ground Current per Ground Pin		±75	mA
T <sub>STG</sub>	Storage Temperature Range		-65 to +150	°C
ΤL	Lead Temperature, 1 mm from Case for	r 10 Seconds	260	°C
TJ	Junction Temperature under Bias		+150	°C
$\theta_{JA}$	Thermal Resistance	SOIC TSSOP	96 128	°C/W
PD	Power Dissipation in Still Air at 85°C	SOIC TSSOP	500 450	mW
MSL	Moisture Sensitivity		Level 1	
F <sub>R</sub>	Flammability Rating	Oxygen Index: 30% – 35%	UL 94 V–0 @ 0.125 in	
V <sub>ESD</sub>	ESD Withstand Voltage	Human Body Model (Note 2) Machine Model (Note 3) Charged Device Model (Note 4)	> 4000 > 300 > 1000	V
I <sub>Latchup</sub>	Latchup Performance	Above V <sub>CC</sub> and Below GND at 85°C (Note 5)	±300	mA

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. I<sub>O</sub> absolute maximum rating must be observed.

Tested to EIA/JESD22–A114–A.
Tested to EIA/JESD22–A115–A.

4. Tested to JESD22-C101-A.

5. Tested to EIA/JESD78.

# **RECOMMENDED OPERATING CONDITIONS**

Symbol	Parameter		Min	Max	Unit
V <sub>CC</sub>	DC Supply Voltage	(Referenced to GND)	2.0	6.0	V
V <sub>IN</sub> , V <sub>OUT</sub>	DC Input Voltage, Output Voltage	(Referenced to GND)	0	V <sub>CC</sub>	V
T <sub>A</sub>	Operating Temperature Range, All Package Types		-55	+125	°C
t <sub>r</sub> , t <sub>f</sub>	Input Rise/Fall Time (Figure 2)	V <sub>CC</sub> = 2.0 V V <sub>CC</sub> = 4.5 V V <sub>CC</sub> = 6.0 V	0 0 0	1000 500 400	ns

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.Unused inputs may not be left open. All inputs must be tied to a high-logic voltage level or a low-logic input voltage level.

# DC CHARACTERISTICS (Voltages Referenced to GND)

				Gua	ranteed Li	imit	
Symbol	Parameter	Condition	V <sub>CC</sub> V	–55 to 25°C	≤85°C	≤125°C	Unit
V <sub>IH</sub>	Minimum High-Level Input Voltage	V <sub>OUT</sub> = 0.1 V  I <sub>OUT</sub>   ≤ 20 μA	2.0 3.0 4.5 6.0	1.50 2.10 3.15 4.20	1.50 2.10 3.15 4.20	1.50 2.10 3.15 4.20	V
VIL	Maximum Low-Level Input Voltage	$V_{OUT} = V_{CC} - 0.1 V$ $ I_{OUT}  \le 20 \ \mu A$	2.0 3.0 4.5 6.0	0.50 0.90 1.35 1.80	0.50 0.90 1.35 1.80	0.50 0.90 1.35 1.80	V
V <sub>OH</sub>	Minimum High–Level Output Voltage	$ \begin{array}{l} V_{IN} = V_{IL} \\  I_{OUT}  \leq 20 \ \mu A \end{array} $	2.0 4.5 6.0	1.9 4.4 5.9	1.9 4.4 5.9	1.9 4.4 5.9	V
		I <sub>OUT</sub>   ≤	3.6 mA3.06.0 mA4.57.8 mA6.0	2.48 3.98 5.48	2.34 3.84 5.34	2.20 3.70 5.20	
V <sub>OL</sub>	Maximum Low–Level Output Voltage	$V_{IN} = V_{IH}$ $ I_{OUT}  \le 20 \ \mu A$	2.0 4.5 6.0	0.1 0.1 0.1	0.1 0.1 0.1	0.1 0.1 0.1	V
			3.6 mA3.06.0 mA4.57.8 mA6.0	0.26 0.26 0.26	0.33 0.33 0.33	0.40 0.40 0.40	
I <sub>IN</sub>	Maximum Input Leakage Current	$V_{IN} = V_{CC}$ or GND	6.0	±0.1	±1.0	±1.0	μΑ
I <sub>OZ</sub>	Maximum 3–State Leakage Current	Output in High Impedance $V_{IN} = V_{IL}$ or $V_{IH}$ $V_{OUT} = V_{CC}$ or GND	State 6.0	±0.5	±5.0	±10.0	μΑ
Icc	Maximum Quiescent Supply Current (per Package)	$V_{IN} = V_{CC} \text{ or } GND$ $I_{OUT} = 0 \ \mu A$	6.0	4	40	160	μΑ

# **AC CHARACTERISTICS** ( $C_L = 50 \text{ pF}$ , Input $t_r = t_f = 6 \text{ ns}$ )

			Gu	Guaranteed Limit		
Symbol	Parameter	v <sub>cc</sub> v	–55 to 25°C	≤85°C	≤125°C	Unit
t <sub>PLH</sub> , t <sub>PHL</sub>	Maximum Propagation Delay, Input A to Output Y (Figures 2 and 4)	2.0 3.0 4.5 6.0	80 30 18 15	100 40 23 20	120 55 28 25	ns
t <sub>PLZ</sub> , t <sub>PHZ</sub>	Maximum Propagation Delay, Output Enable to Output Y (Figures 3 and 5)	2.0 3.0 4.5 6.0	110 45 25 21	140 60 31 26	165 75 38 31	ns
t <sub>PZL</sub> , t <sub>PZH</sub>	Maximum Propagation Delay, Output Enable to Output Y (Figures 3 and 5)	2.0 3.0 4.5 6.0	110 45 25 21	140 60 31 26	165 75 38 31	ns
t <sub>TLH</sub> , t <sub>THL</sub>	Maximum Output Transition Time, Any Output (Figures 2 and 4)	2.0 3.0 4.5 6.0	60 22 12 10	75 28 15 13	90 34 18 15	ns
C <sub>IN</sub>	Maximum Input Capacitance		10	10	10	pF
C <sub>OUT</sub>	Maximum 3-State Output Capacitance (High Impedance State Output)		15	15	15	pF
		Туріса	al @ 25°C, V	/ <sub>CC</sub> = 5.0 V,	V <sub>EE</sub> = 0 V	
C <sub>PD</sub>	Power Dissipation Capacitance (Per Buffer) (Note 7)			35		pF

7. Used to determine the no–load dynamic power consumption:  $P_D = C_{PD} V_{CC}^2 f + I_{CC} V_{CC}$ .







Figure 2. Switching Waveform














\*Includes all probe and jig capacitance

Figure 5. Test Circuit

# **PIN DESCRIPTIONS**

### INPUTS

# A1, A2, A3, A4, A5, A6, A7, A8 (PINS 2, 3, 4, 5, 6, 7, 8, 9)

Data input pins. Data on these pins appear in non-inverted form on the corresponding Y outputs, when the outputs are enabled.

## CONTROLS

#### OE1, OE2 (PINS 1, 19)

Output enables (active-low). When a low voltage is applied to both of these pins, the outputs are enabled and the

device functions as an non-inverting buffer. When a high voltage is applied to either input, the outputs assume the high impedance state.

## OUTPUTS

# Y1, Y2, Y3, Y4, Y5, Y6, Y7, Y8 (PINS 18, 17, 16, 15, 14, 13, 12, 11)

Device outputs. Depending upon the state of the output enable pins, these outputs are either non-inverting outputs or high-impedance outputs.




Figure 6. Logic Detail


#### **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
MC74HC541ADWG	SOIC-20 WIDE (Pb-Free)	38 Units / Rail
MC74HC541ADWR2G	SOIC-20 WIDE (Pb-Free)	1000 Tape & Reel
NLV74HC541ADWR2G*	SOIC-20 WIDE (Pb-Free)	1000 Tape & Reel
MC74HC541ADTG	TSSOP-20 (Pb-Free)	75 Units / Rail
MC74HC541ADTR2G	TSSOP-20 (Pb-Free)	2500 Tape & Reel
NLV74HC541ADTR2G*	TSSOP-20 (Pb-Free)	2500 Tape & Reel

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

\*NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC–Q100 Qualified and PPAP Capable.

т



SOIC-20 WB CASE 751D-05

\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.


DATE 22 APR 2015

DUSEM

- 1. DIMENSIONS ARE IN MILLIMETERS. 2. INTERPRET DIMENSIONS AND TOLERANCES
- PER ASME Y14.5M, 1994. 3. DIMENSIONS D AND E DO NOT INCLUDE MOLD PROTRUSION. MAXIMUM MOLD PROTRUSION 0.15 PER SIDE.
- DIMENSION B DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE PROTRUSION SHALL BE 0.13 TOTAL IN EXCESS OF B DIMENSION AT MAXIMUM MATERIAL

	MILLIMETERS		
DIM	MIN	MAX	
Α	2.35	2.65	
A1	0.10 0.25		
b	0.35	0.49	
C	0.23	0.32	
D	12.65	12.95	
E	7.40	7.60	
е	1.27	BSC	
н	10.05	10.55	
h	0.25	0.75	
L	0.50	0.90	
θ	0 °	7 °	

GENERIC **MARKING DIAGRAM\*** 




= Pb-Free Package

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:	98ASB42343B	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.			
DESCRIPTION:	DESCRIPTION: SOIC-20 WB		PAGE 1 OF 1		
the right to make changes without furth purpose, nor does <b>onsemi</b> assume an	onsemi and ONSEMi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.				





DOCUMENT NUMBER:	98ASH70169A	Electronic versions are uncontrolled except when accessed directly from the Document Repositor Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	TSSOP-20 WB		PAGE 1 OF 1	
ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries.				

ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and calcular performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT:

### TECHNICAL SUPPORT

onsemi Website: www.onsemi.com

Email Requests to: orderlit@onsemi.com

North American Technical Support: Voice Mail: 1 800-282-9855 Toll Free USA/Canada Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support: Phone: 00421 33 790 2910 For additional information, please contact your local Sales Representative

٥