











SCDS311C - JANUARY 2010-REVISED JANUARY 2019

TS3A27518E-Q1 6-BIT, 1-of-2 Multiplexer/Demultiplexer With Integrated IEC L-4 ESD and 1.8-V Logic Compatible Control Inputs

1 Features

- · Qualified for Automotive Applications
- AEC-Q100 Qualified With the Following Results:
 - Device Temperature Grade 2: –40°C to 105°C
 Ambient Operating Temperature Range
 - Device HBM ESD Classification Level H2
 - Device CDM ESD Classification Level C3B
- 1.65-V to 3.6-V Single-Supply Operation
- Powered-off Protection (Isolation in Powerdown Mode, Hi-Z when V₊ = 0)
- Low Capacitance Switches, 21.5 pF (Typical)
- Bandwidth up to 240 MHz for High-Speed Rail-to-Rail Signal Handling
- Crosstalk and Off Isolation of -62dB
- 1.8-V Logic Threshold Compatibility for Control Inputs
- 3.6-V Tolerant Control Inputs
- ESD Performance: NC/NO Ports
 - ±6-kV Contact Discharge (IEC 61000-4-2)
- 24-Pin TSSOP (7,8-mm x 4,4-mm) and 24-Pin QFN (4-mm x 4-mm) Package

2 Applications

- SD/SDIO and MMC Two Port MUX
- PC VGA Video MUX/Video Systems
- Audio and Video Signal Routing

3 Description

The TS3A27518E-Q1 is a 6-bit 1-of-2 multiplexer-demultiplexer designed to operate from 1.65 V to 3.6 V. This device can handle both digital and analog signals, and signals up to V_{+} can be transmitted in either direction. The TS3A27518E-Q1 has two control pins, each controlling three 1-of-2 muxes at the same time, and an enable pin that is used to put all outputs in high-impedance mode. The control pins are compatible with 1.8-V logic thresholds and are backward compatible with 2.5-V and 3.3-V logic thresholds as well.


The TS3A27518E-Q1 allows any SD, SDIO, and multimedia card host controllers to be expanded out to multiple cards or peripherals because the SDIO interface consists of 6-bits: CMD, CLK, and Data[0:3] signals. The TS3A27518E-Q1 has two control pins that give additional flexibility to the user, for example, the ability to mux two different audio-video signals in equipment such as an LCD television, an LCD monitor, or a notebook docking station.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)		
TS3A27518E-Q1	RTW (WQFN)	4.00 mm x 4.00 mm		
	PW (TSSOP)	7.80 mm x 4.40 mm		

 For all available packages, see the orderable addendum at the end of the data sheet.

Functional Block Diagram



Copyright © 2016, Texas Instruments Incorporated



Table of Contents	ıabı	e ot	Cor	ntents	ŝ
-------------------	------	------	-----	--------	---

1	Features 1		8.2 Functional Block Diagram	20
2	Applications 1		8.3 Feature Description	20
3	Description 1		8.4 Device Functional Modes	20
4	Revision History2	9	Application and Implementation	<mark>21</mark>
5	Pin Configuration and Functions		9.1 Application Information	21
6	Specifications4		9.2 Typical Application	21
U	6.1 Absolute Maximum Ratings	10	Power Supply Recommendations	23
	6.2 ESD Ratings	11	Layout	23
	6.3 Recommended Operating Conditions		11.1 Layout Guidelines	23
	6.4 Thermal Information		11.2 Layout Example	23
	6.5 Electrical Characteristics for 3.3-V Supply 5	12	Device and Documentation Support	24
	6.6 Electrical Characteristics for 2.5-V Supply		12.1 Receiving Notification of Documentation Update	es <mark>24</mark>
	6.7 Electrical Characteristics for 1.8-V Supply 9		12.2 Community Resources	24
	6.8 Typical Characteristics		12.3 Trademarks	24
7	Parameter Measurement Information 14		12.4 Electrostatic Discharge Caution	24
8	Detailed Description		12.5 Glossary	24
-	8.1 Overview	13	Mechanical, Packaging, and Orderable Information	24

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision B (May 2012) to Revision C

Page


Changes from Revision A (March 2012) to Revision B


Page

•	Changed device temp grade from 1 to 2, removed maximum withstand voltage info, changed C3B2 to C3B	. 1
•	Added extra row to ordering information table.	. 1
•	Changed $T_A = -40$ °C to 85°C to $T_A = -40$ °C to 105°C	. 5
•	Changed Full to -40°C to 85°C and added extra row with 85°C to 105°C and limits -7.5 to 7.5	. 5
•	Changed Full to -40°C to 85°C and added extra row with 85°C to 105°C with limits 68	. 5
•	Changed Full to -40°C to 85°C and added extra row with 85°C to 105°C with limits 70	. 5
•	Changed Full to -40°C to 85°C and added extra row with 85°C to 105°C with limits 5 µA	. 6
•	Changed $T_A = -40$ °C to 85°C to $T_A = -40$ °C to 105°C	. 7
•	Changed Full to -40°C to 85°C and added extra row with 85°C to 105°C with limits 38.4	. 7
•	Changed Full to -40°C to 85°C and added extra row with 85°C to 105°C with limits 3	. 8
•	Changed $T_A = -40$ °C to 85°C to $T_A = -40$ °C to 105°C	. 9
•	Changed Full to -40°C to 85°C and added extra row with 85°C to 105°C and limits -5.8 to 5.8	. 9
•	Changed Full to -40°C to 85°C and added extra row with 85°C to 105°C with limits 35.2	. 9
•	Changed Full to -40°C to 85°C and added extra row with 85°C to 105°C with limits 2.5	10



5 Pin Configuration and Functions





Pin Functions

	PIN		1/0	DESCRIPTION
NAME	RTW	PW	I/O	DESCRIPTION
COM1	1	4	I/O	Common-signal path
COM2	3	6	I/O	Common-signal path
COM3	4	7	I/O	Common-signal path
COM4	6	9	I/O	Common-signal path
COM5	7	10	I/O	Common-signal path
COM6	9	12	I/O	Common-signal path
EN	17	20	I	Digital control to enable or disable all signal paths
GND	2	5	_	Ground.
IN1	21	24	I	Digital control to connect COM to NC or NO
IN2	11	14	I	Digital control to connect COM to NC or NO
N.C.	24	3	_	Not connected
NC1	23	2	I/O	Normally closed-signal path
NC2	22	1	I/O	Normally closed-signal path
NC3	20	23	I/O	Normally closed-signal path
NC4	18	21	I/O	Normally closed-signal path
NC5	16	19	I/O	Normally closed-signal path
NC6	19	22	I/O	Normally closed-signal path
NO1	8	11	I/O	Normally open-signal path
NO2	10	13	I/O	Normally open-signal path
NO3	12	15	I/O	Normally open-signal path
NO4	14	17	I/O	Normally open-signal path
NO5	15	18	I/O	Normally open-signal path
NO6	13	16	I/O	Normally open-signal path
V _{CC}	5	8	_	Voltage supply

Copyright © 2010–2019, Texas Instruments Incorporated



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

			MIN	MAX	UNIT
V ₊	Supply voltage range ⁽²⁾	Supply voltage range ⁽²⁾			
$V_{NC} \ V_{NO} \ V_{COM}$	Analog voltage range ^{(2) (3) (4)}		-0.5	4.6	V
I_{K}	Analog port diode current ⁽⁵⁾	$V_+ < V_{NC}, V_{NO}, V_{COM} < 0$	-50		mA
I _{NC} I _{NO} I _{COM}	ON-state switch current ⁽⁶⁾	V_{NC} , V_{NO} , $V_{COM} = 0$ to V_{+}	-50	50	mA
V_{I}	Digital input voltage range (2) (3)		-0.5	4.6	٧
I _{IK}	Digital input clamp current ⁽²⁾ (3)	$V_{IO} < V_{I} < 0$	-50		mA
I ₊	Continuous current through V ₊		100	mA	
I _{GND}	Continuous current through GND				mA
T _{stg}	Storage temperature range		-65	150	°C

- (1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltages are with respect to ground, unless otherwise specified.
- (3) The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
- (4) This value is limited to 5.5 V maximum.
- (5) Requires clamp diodes on analog port to V₊.
- (6) Pulse at 1-ms duration <10% duty cycle

6.2 ESD Ratings

			VALUE	UNIT
V _(ESD) Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1) AEC-Q100 Classification Level H2	±2000		
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 (2) AEC-Q100 Classification Level C3B	±750	V

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process..
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
Supply voltage	Vcc	1.65	3.6	V
Analog signal voltage	V _{NC}			
	V _{NO}	0	V_{CC}	V
	V _{COM}			
Digital input voltage	V _I	0	V_{CC}	V

6.4 Thermal Information

		TS3A	TS3A27518E			
	THERMAL METRIC (1)	PW (TSSOP)	RTW (WQFN)	UNIT		
		24 PINS	24 PINS			
$R_{\theta JA}$	Junction-to-ambient thermal resistance	104	40.7	°C/W		
R ₀ JC(top)	Junction-to-case (top) thermal resistance	51.6	42.9	°C/W		
$R_{\theta JB}$	Junction-to-board thermal resistance	57.5	19.2	°C/W		
/JT	Junction-to-top characterization parameter	9.9	1	°C/W		
/JB	Junction-to-board characterization parameter	57.1	19.3	°C/W		
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	_	8	°C/W		

 For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.



6.5 Electrical Characteristics for 3.3-V Supply⁽¹⁾

 $V_{\star} = 3 \text{ V to } 3.6 \text{ V}$. $T_{\wedge} = -40^{\circ}\text{C}$ to 105°C (unless otherwise noted)

PARAMETER	SYMBOL	TEST CO	NDITIONS	TA	V ₊	MIN	TYP	MAX	UNIT	
Analog Switch		I.		,						
ON-state		$0 \le (V_{NC} \text{ or } V_{NO}) \le V_+,$	Switch ON,	25°C			4.4	6.2		
resistance	r _{on}	$I_{COM} = -32 \text{ mA},$	See Figure 15	Full	3 V			7.6	Ω	
ON-state				25°C			0.3	0.7		
resistance match	Δr_{on}	V_{NC} or $V_{NO} = 2.1 \text{ V}$, $I_{COM} = -32 \text{ mA}$,	Switch ON, See Figure 15	Full	3 V			0.8	Ω	
between channels		COIW - ,								
ON-state resistance	r _{on(flat)}	$0 \le (V_{NC} \text{ or } V_{NO}) \le V_+,$	Switch ON,	25°C	3 V		0.95	2.1	Ω	
flatness	On(nat)	$I_{COM} = -32 \text{ mA},$	See Figure 16	Full				2.3		
		V_{NC} or $V_{NO} = 1 V$,		25°C		-0.5	0.05	0.5		
NC, NO OFF leakage	I _{NC(OFF)} , I _{NO(OFF)}	$V_{COM} = 3 \text{ V},$ or V_{NC} or $V_{NO} = 3 \text{ V},$ $V_{COM} = 1 \text{ V},$	Switch OFF,	Full	3.6 V	–7		7	Δ	
current		V_{NC} or $V_{NO} = 0$ to 3.6 V,	See Figure 16	25°C		-1	0.05	1	μΑ	
	I _{NC(PWROFF)} , I _{NO(PWROFF)}	$V_{COM} = 3.6 \text{ V to } 0,$ or V_{NC} or $V_{NO} = 3.6 \text{ V to } 0,$ $V_{COM} = 0 \text{ to } 3.6 \text{ V},$		Full	0 V	-12		12		
		V_{NC} or $V_{NO} = 3 \text{ V}$,		25°C		-1	0.01	1		
COM OFF leakage current	I _{COM(OFF)}	$V_{COM} = 1 \text{ V},$ or $V_{NC} \text{ or } V_{NO} = 1 \text{ V},$ $V_{COM} = 3 \text{ V},$	Switch OFF,	Full	3.6 V	-2		2		
		V_{NC} or $V_{NO} = 3.6 \text{ V to 0}$,	See Figure 16	25°C		-1	0.02	1	μΑ	
	I _{COM(PWROFF)}	$V_{COM} = 0$ to 3.6 V, or V_{NC} or $V_{NO} = 0$ to 3.6 V, $V_{COM} = 3.6$ V to 0,		Full	0 V	-12		12		
	I _{NO(ON)} , I _{NC(ON)}		25°C		-2.5	0.04	2.2			
NC, NO ON leakage		O akage I _{NO(ON)} ,	V _{COM} = Open, or	Switch ON, See Figure 17	−40°C to 85°C	3.6 V	-7		7	μΑ
current		V_{NC} or $V_{NO} = 3 V$, $V_{COM} = Open$,	Occ Figure 17	85°C to 105°C		-7.5		7.5		
2014		V_{NC} or V_{NO} = Open,		25°C		-2	0.03	2		
COM ON leakage current	I _{COM(ON)}	$ \begin{aligned} &V_{COM} = 1 \ V, \\ ∨ \\ &V_{NC} \ or \ V_{NO} = Open, \\ &V_{COM} = 3 \ V, \end{aligned} $	Switch ON, See Figure 17	Full	3.6 V	-7		7	μА	
Digital Control Inputs	(IN1, IN2, EN)	2)								
Input logic high	V _{IH}			Full	3.6 V	1.2		3.6	V	
Input logic low	V _{IL}			Full	3.6 V	0		0.65	V	
land lank and account		V V -= 0		25°C	2011	-0.1	0.05	0.1	Δ.	
Input leakage current	I _{IH} , I _{IL}	$V_1 = V_+ \text{ or } 0$		Full	3.6 V	-2.5		2.5	μА	
Dynamic										
				25°C	3.3 V		18.1	59		
Turn-on time	t _{ON}	$V_{COM} = V_+,$ $R_1 = 50 \Omega,$	C _L = 35 pF, See Figure 19	-40°C to 85°C	2 V to 2 6 V			60	ns	
		N _L = σο Ω, See Figu	Coo rigaro ro	85°C to 105°C	3 V to 3.6 V			68		
				25°C	3.3 V		25.4	60.6		
Turn-off time	t _{OFF}	$V_{COM} = V_+,$ $R_L = 50 \Omega,$	C _L = 35 pF, See Figure 19	-40°C to 85°C	3 V to 3.6 V			61	ns	
			85°C	85°C to 105°C	0 V 10 0.0 V			70		
Break-before- make time	t _{BBM}	$V_{NC} = V_{NO} = V_{+}/2,$ $R_{L} = 50 \Omega,$	C _L = 35 pF, See Figure 20	25°C Full	3.3 V 3 V to 3.6 V	4	11.1	22.7	ns	

Copyright © 2010–2019, Texas Instruments Incorporated

 ⁽¹⁾ The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum
 (2) All unused digital inputs of the device must be held at V₊ or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



Electrical Characteristics for 3.3-V Supply⁽¹⁾ (continued)

 $V_{+} = 3 \text{ V to } 3.6 \text{ V}, T_{A} = -40 ^{\circ}\text{C to } 105 ^{\circ}\text{C } \text{ (unless otherwise noted)}$

PARAMETER	SYMBOL	TEST COI	NDITIONS	T _A	V ₊	MIN TYP	MAX	UNIT
Charge injection	Q _C	V _{GEN} = 0, R _{GEN} = 0,	C _L = 0.1 nF, See Figure 24	25°C	3.3 V	0.81		pC
NC, NO OFF capacitance	$C_{NC(OFF)}, \ C_{NO(OFF)}$	V_{NC} or $V_{NO} = V_{+}$ or GND, Switch OFF,	See Figure 18	25°C	3.3 V	13		pF
COM OFF capacitance	C _{COM(OFF)}	V_{NC} or $V_{NO} = V_{+}$ or GND, Switch OFF,	See Figure 18		3.3 V	8.5		pF
NC, NO ON capacitance	C _{NC(ON)} , C _{NO(ON)}	V_{NC} or $V_{NO} = V_{+}$ or GND, Switch OFF,	See Figure 18	25°C	3.3 V	21.5		pF
COM ON capacitance	C _{COM(ON)}	V _{COM} = V ₊ or GND, Switch ON,	See Figure 18	25°C	3.3 V	21.5		pF
Digital input capacitance	Cı	$V_I = V_+$ or GND	See Figure 18	25°C	3.3 V	2		pF
Bandwidth	BW	$R_L = 50 \Omega$,	Switch ON, See Figure 20	25°C	3.3 V	240		MHz
OFF isolation	O _{ISO}	$R_L = 50 \Omega$, $f = 10 MHz$,	Switch OFF, See Figure 22	25°C	3.3 V	-62		dB
Crosstalk	X _{TALK}	$R_L = 50 \Omega$, f = 10 MHz,	Switch ON, See Figure 23	25°C	3.3 V	-62		dB
Crosstalk adjacent	X _{TALK(ADJ)}	$R_L = 50 \Omega$, f = 10 MHz,	Switch ON, See Figure 23	25°C	3.3 V	-71		dB
Total harmonic distortion	THD	$R_L = 600 \Omega,$ $C_L = 50 pF,$	f = 20 Hz to 20 kHz, See Figure 25	25°C	3.3 V	0.05		%
Supply								
				25°C		0.04	0.3	
Positive supply current	I ₊	$V_I = V_+ \text{ or GND},$	Switch ON or OFF	-40°C to 85°C	3.6 V	-	3	μΑ
				85°C to 105°C		-	5	



6.6 Electrical Characteristics for 2.5-V Supply⁽¹⁾

 $V_{\bullet} = 2.3 \text{ V}$ to 2.7 V. $T_{\bullet} = -40^{\circ}\text{C}$ to 105°C (unless otherwise noted)

PARAMETER	SYMBOL	TEST CO	NDITIONS	T _A	V ₊	MIN	TYP	MAX	UNIT
Analog Switch				<u> </u>					
ON-state resistance	r _{on}	$0 \le (V_{NC} \text{ or } V_{NO}) \le V_+,$ $I_{COM} = -32 \text{ mA},$	Switch ON, See Figure 15	25°C Full	2.3 V		5.5	9.6 11.5	Ω
ON-state resistance match between channels	$\Delta r_{\sf on}$	V_{NC} or $V_{NO} = 1.6 \text{ V}$, $I_{COM} = -32 \text{ mA}$,	Switch ON, See Figure 15	25°C Full	2.3 V		0.3	0.8	Ω
ON-state resistance flatness	r _{on(flat)}	$0 \le (V_{NC} \text{ or } V_{NO}) \le V_+,$ $I_{COM} = -32 \text{ mA},$	Switch ON, See Figure 16	25°C Full	2.3 V		0.91	2.2	Ω
NC, NO	I _{NC(OFF)} , I _{NO(OFF)}	$\begin{split} &V_{NC} \text{ or } V_{NO} = 0.5 \text{ V}, \\ &V_{COM} = 2.3 \text{ V}, \\ &\text{ or } \\ &V_{NC} \text{ or } V_{NO} = 2.3 \text{ V}, \\ &V_{COM} = 0.5 \text{ V}, \end{split}$	Switch OFF,	25°C Full	2.7 V	-0.3 -6	0.04	0.3	
OFF leakage current		V_{NC} or $V_{NO} = 0$ to 2.7 V,	See Figure 16	25°C		-0.6	0.02	0.6	μА
	I _{NC(PWROFF)} , I _{NO(PWROFF)}	$\begin{split} &V_{COM}=&2.7~V~to~0,\\ ∨\\ &V_{NC}~or~V_{NO}=&2.7~V~to~0,\\ &V_{COM}=&0~to~2.7~V, \end{split}$		Full	0 V	-10		10	
		V_{NC} or $V_{NO} = 0.5 \text{ V}$,		25°C		-0.7	0.02	0.7	
COM OFF leakage current	I _{COM(OFF)}	$V_{COM} = 2.3 \text{ V},$ or $V_{NC} \text{ or } V_{NO} = 2.3 \text{ V},$ $V_{COM} = 0.5 \text{ V},$	Switch OFF.	Full	2.7 V	-1		1	
	I _{COM(PWROFF)}	V_{NC} or $V_{NO} = 2.7 \text{ V to 0}$, See Figure 16	25°C		-0.7	0.02	0.7	μА	
		$\begin{split} &V_{COM} = 0 \text{ to } 2.7 \text{ V,} \\ &\text{or} \\ &V_{NC} \text{ or } V_{NO} = 0 \text{ to } 2.7 \text{ V,} \\ &V_{COM} = 2.7 \text{ V to } 0, \end{split}$		Full	0 V	-7.2		7.2	
NC, NO	luggers	V_{NC} or $V_{NO} = 0.5 \text{ V or } 2.3$	Switch ON,	25°C		-2.1	0.03	2.1	
ON leakage current	I _{NO(ON)} , I _{NC(ON)}	V, V _{COM} = Open,	See Figure 17	Full	2.7 V	-6		6	μΑ
		V_{NC} or V_{NO} = Open,		25°C		-2	0.02	2	
COM ON leakage current	I _{COM(ON)}	$\begin{split} &V_{COM} = 0.5 \text{ V},\\ &\text{or}\\ &V_{NC} \text{ or } V_{NO} = \text{Open},\\ &V_{COM} = 2.3 \text{ V}, \end{split}$	Switch ON, See Figure 17	Full	2.7 V	-5.7		5.7	μА
Digital Control Inputs	(IN1, IN2, EN)(2)							
Input logic high	V_{IH}	$V_1 = V_+ \text{ or GND}$		Full	2.7 V	1.15		3.6	V
Input logic low	V _{IL}			Full	2.7 V	0		0.55	V
Input leakage current	I _{IH} , I _{IL}	$V_1 = V_+ \text{ or } 0$		25°C	2.7 V	-0.1	0.01	0.1	μА
D				Full		-2.1		2.1	
Dynamic				2500	251/		17.0	20.0	
Turn-on time	t _{ON}	$V_{COM} = V+,$ $R_L = 50 \Omega,$	$C_L = 35 \text{ pF},$ See Figure 19	25°C Full	2.5 V 2.3 V to 2.7 V		17.2	36.8 42.5	ns
		11(= 50 12,	occorigina io	25°C	2.5 V		17.1	29.8	
Turn-off time	f time t_{OFF} $V_{COM} = V_{+},$ $R_{I} = 50 \Omega,$	C _L = 35 pF, See Figure 19	-40°C to 85°C	2.3 V to 2.7 V		17.1	34.4	ns	
		1,2 00 11,	Coo rigure 19	85°C to 105°C	2.5 V 10 2.7 V			38.4	
Break-before-		$V_{NC} = V_{NO} = V_{+}/2,$	C _L = 35 pF,	25°C	2.5 V	4.5	13	30	
make time	t_{BBM} $R_{\text{L}} = 50 \Omega,$ See Fig.	See Figure 20	Full	2.3 V to 2.7 V			33.3	ns	
Charge injection	$Q_{\mathbb{C}}$	V _{GEN} = 0, R _{GEN} = 0,	C _L = 0.1 nF, See Figure 24	25°C	2.5 V		0.47		рС
NC, NO OFF capacitance	$C_{NC(OFF)}, \ C_{NO(OFF)}$	V_{NC} or $V_{NO} = V_{+}$ or GND, Switch OFF,	See Figure 18	25°C	2.5 V		13.5		pF
COM OFF capacitance	C _{COM(OFF)}	V_{NC} or $V_{NO} = V_{+}$ or GND, Switch OFF,	See Figure 18		2.5 V		9		pF

Copyright © 2010–2019, Texas Instruments Incorporated

 ⁽¹⁾ The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum
 (2) All unused digital inputs of the device must be held at V₊ or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



Electrical Characteristics for 2.5-V Supply⁽¹⁾ (continued)

 $V_{+} = 2.3 \text{ V to } 2.7 \text{ V}, T_{A} = -40 ^{\circ}\text{C} \text{ to } 105 ^{\circ}\text{C} \text{ (unless otherwise noted)}$

PARAMETER	SYMBOL	TEST CO	NDITIONS	T _A	V ₊	MIN TYP	MAX	UNIT
NC, NO ON capacitance	C _{NC(ON)} , C _{NO(ON)}	V_{NC} or $V_{NO} = V_{+}$ or GND, Switch OFF,	See Figure 18	25°C	2.5 V	22		pF
COM ON capacitance	C _{COM(ON)}	V _{COM} = V ₊ or GND, Switch ON,	See Figure 18	25°C	2.5 V	22		pF
Digital input capacitance	C _I	V _I = V ₊ or GND	See Figure 18	25°C	2.5 V	2		pF
Bandwidth	BW	$R_L = 50 \Omega$,	Switch ON, See Figure 20	25°C	2.5 V	240		MHz
OFF isolation	O _{ISO}	$R_L = 50 \Omega$, f = 10 MHz,	Switch OFF, See Figure 22	25°C	2.5 V	-62		dB
Crosstalk	X _{TALK}	$R_L = 50 \Omega$, f = 10 MHz,	Switch ON, See Figure 23	25°C	2.5 V	-62		dB
Crosstalk adjacent	X _{TALK(ADJ)}	$R_L = 50 \Omega$, f = 10 MHz,	Switch ON, See Figure 23	25°C	2.5 V	-71		dB
Total harmonic distortion	THD	$R_L = 600 \Omega,$ $C_L = 50 \text{ pF},$	f = 20 Hz to 20 kHz, See Figure 25	25°C	2.5 V	0.06		%
Supply								
				25°C		0.01	0.1	
Positive supply current	I ₊	$V_I = V_+ \text{ or GND},$	Switch ON or OFF	-40°C to 85°C	2.7 V		2	μА
				85°C to 105°C			3	



6.7 Electrical Characteristics for 1.8-V Supply⁽¹⁾

 $V_{\rm c} = 1.65 \text{ V}$ to 1.95 $V_{\rm c} T_{\rm o} = -40^{\circ}\text{C}$ to 105°C (unless otherwise noted)

PARAMETER	SYMBOL	TEST CO	NDITIONS	T _A	V ₊	MIN	TYP	MAX	UNIT
Analog Switch					11				1
ON-state resistance	r _{on}	$0 \le (V_{NC} \text{ or } V_{NO}) \le V_+,$ $I_{COM} = -32 \text{ mA},$	Switch ON, See Figure 15	25°C Full	1.65 V		7.1	14.4 16.3	Ω
ON-state resistance match between channels	$\Delta r_{\sf on}$	V_{NC} or $V_{NO} = 1.5 \text{ V}$, $I_{COM} = -32 \text{ mA}$,	Switch ON, See Figure 15	25°C Full	1.65 V		0.3	1.2	Ω
ON-state resistance flatness	r _{on(flat)}	$0 \le (V_{NC} \text{ or } V_{NO}) \le V_+,$ $I_{COM} = -32 \text{ mA},$	Switch ON, See Figure 16	25°C Full	1.65 V		2.7	5.5 7.3	Ω
NC, NO	I _{NC(OFF)} , I _{NO(OFF)}	$\begin{aligned} &V_{NC} \text{ or } V_{NO} = 0.3 \text{ V,} \\ &V_{COM} = 1.65 \text{ V,} \\ &\text{ or } \\ &V_{NC} \text{ or } V_{NO} = 1.65 \text{ V,} \\ &V_{COM} = 0.3 \text{ V} \end{aligned}$	Switch OFF,	25°C Full	1.95 V	-0.25 -5	0.03	0.25	μА
OFF leakage current	I _{NC(PWROFF)} , I _{NO(PWROFF)}	$\begin{split} &V_{NC} \text{ or } V_{NO} = 1.95 \text{ V to 0,} \\ &V_{COM} = 0 \text{ to 1.95 V,} \\ &\text{ or } \\ &V_{NC} \text{ or } V_{NO} = 0 \text{ to 1.95 V,} \\ &V_{COM} = 1.95 \text{ V to 0,} \end{split}$	See Figure 16	25°C Full	0 V	-0.4 -7.2	0.01	7.2	μА
COM	I _{COM(OFF)} , I _{COM(OFF)}	V_{NC} or $V_{NO} = 0.3 \text{ V}$, $V_{COM} = 1.65 \text{ V}$, or V_{NC} or V_{NC} or $V_{NO} = 1.65 \text{ V}$, $V_{COM} = 0.3 \text{ V}$		25°C Full	1.95 V 0 V	-0.4 -0.9	0.02	0.4	μА
COM OFF leakage current	I _{COM(PWROFF)} , I _{COM(PWROFF)}	V_{NC} or V_{NO} = 1.95 V to 0, V_{COM} = 0 to 1.95 V, or V_{NC} or V_{NO} = 0 to 1.95 V, V_{COM} = 1.95 V to 0,	- Switch OFF, See Figure 16	25°C -40°C to 85°C 85°C to		-0.4 -5 -5.8	0.02	0.4 5	μА
NC, NO ON leakage current	I _{NO(ON)} , I _{NC(ON)}	$\begin{split} & V_{NC} \text{ or } V_{NO} = 0.3 \text{ V}, \\ & V_{COM} = \text{Open}, \\ & \text{or} \\ & V_{NC} \text{ or } V_{NO} = 1.65 \text{ V}, \\ & V_{COM} = \text{Open}, \end{split}$	Switch ON, See Figure 17	105°C 25°C Full	1.95 V	-5.2	0.02	5.2	μΑ
COM ON leakage current	I _{COM(ON)}	V_{NC} or V_{NO} = Open, V_{COM} = 0.3 V, or V_{NC} or V_{NO} = Open, V_{COM} = 1.65 V,	Switch ON, See Figure 17	25°C Full	1.95 V	-2 -5.2	0.02	5.2	μА
Digital Control Inputs	(IN1, IN2, EN)(2)			<u>I</u>				
Input logic high Input logic low	V _{IH}	$V_I = V_+$ or GND		Full Full	1.95 V 1.95 V	1		3.6 0.4	V
Input leakage current	I _{IH} , I _{IL}	V _I = V ₊ or 0		25°C Full	1.95 V	-0.1 -2.1	0.01	0.1	μА
Dynamic				25°C	1.8 V		14.1	49.3	
Turn-on time	t _{ON}	$V_{COM} = V_+,$ $R_L = 50 \Omega,$	C _L = 35 pF, See Figure 19	Full	1.65 V to 1.95 V			56.7	ns
Turn-off time	t _{OFF}	$V_{COM} = V_{+},$ $R_{L} = 50 \Omega,$	C _L = 35 pF, See Figure 19	25°C -40°C to 85°C 85°C to 105°C	1.8 V 1.65 V to 1.95 V		16.1	26.5 31.2 35.2	ns
Break-before- make time	t _{BBM}	$V_{NC} = V_{NO} = V_{+}/2,$ $R_{L} = 50 \Omega,$	C _L = 35 pF, See Figure 20	25°C Full	1.8 V 1.65 V to 1.95	5.3	18.4	58 58	ns
Charge injection	Q _C	V _{GEN} = 0, R _{GEN} = 0,	C _L = 1 nF, See Figure 24	25°C	1.8 V		0.21		рС

Copyright © 2010–2019, Texas Instruments Incorporated

 ⁽¹⁾ The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum
 (2) All unused digital inputs of the device must be held at V₊ or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.




Electrical Characteristics for 1.8-V Supply⁽¹⁾ (continued)

 $V_{+} = 1.65 \text{ V}$ to 1.95 V, $T_{A} = -40 ^{\circ}\text{C}$ to 105 $^{\circ}\text{C}$ (unless otherwise noted)

PARAMETER	SYMBOL	TEST CO	NDITIONS	T _A	V ₊	MIN TY	P MAX	UNIT
NC, NO OFF capacitance	$C_{NC(OFF)}, \ C_{NO(OFF)}$	V_{NC} or $V_{NO} = V_{+}$ or GND, Switch OFF,	See Figure 18	25°C	1.8 V		9	pF
NC, NO ON capacitance	$C_{NC(ON)}, C_{NO(ON)}$	V_{NC} or $V_{NO} = V_{+}$ or GND, Switch OFF,	See Figure 18	25°C	1.8 V		22	pF
COM ON capacitance	C _{COM(ON)}	V _{COM} = V ₊ or GND, Switch ON,	See Figure 18	25°C	1.8 V	:	22	pF
Digital input capacitance	Cı	V _I = V ₊ or GND	See Figure 18	25°C	1.8 V		2	pF
Bandwidth	BW	$R_L = 50 \Omega$,	Switch ON, See Figure 20	25°C	1.8 V	2	40	MHz
OFF isolation	O _{ISO}	$R_L = 50 \Omega$, f = 10 MHz,	Switch OFF, See Figure 22	25°C	1.8 V	-1	60	dB
Crosstalk	X _{TALK}	$R_L = 50 \Omega$, f = 10 MHz,	Switch ON, See Figure 23	25°C	1.8 V	-1	60	dB
Crosstalk adjacent	X _{TALK(ADJ)}	$R_L = 50 \Omega$, f = 10 MHz,	Switch ON, See Figure 23	25°C	1.8 V	-	71	dB
Total harmonic distortion	THD	$R_L = 600 \Omega,$ $C_L = 50 pF,$	f = 20 Hz to 20 kHz, See Figure 25	25°C	1.8 V	C).1	%
Supply								
				25°C		0.	0.1	
Positive supply current	I ₊	$V_1 = V_+ \text{ or GND},$	Switch ON or OFF	-40°C to 85°C	1.95 V		1.5	μА
and the same of th				85°C to 105°C			2.5	




6.8 Typical Characteristics







Typical Characteristics (continued)





Typical Characteristics (continued)







7 Parameter Measurement Information

Table 1. Parameter Description

SYMBOL	DESCRIPTION
V _{COM}	Voltage at COM
V _{NC}	Voltage at NC
V _{NO}	Voltage at NO
r _{on}	Resistance between COM and NC or NO ports when the channel is ON
$\Delta r_{\sf on}$	Difference of ron between channels in a specific device
r _{on(flat)}	Difference between the maximum and minimum value of ron in a channel over the specified range of conditions
I _{NC(OFF)}	Leakage current measured at the NC port, with the corresponding channel (NC to COM) in the OFF state
I _{NC(ON)}	Leakage current measured at the NC port, with the corresponding channel (NC to COM) in the ON state and the output (COM) open
I _{NO(OFF)}	Leakage current measured at the NO port, with the corresponding channel (NO to COM) in the OFF state
I _{NO(ON)}	Leakage current measured at the NO port, with the corresponding channel (NO to COM) in the ON state and the output (COM) open
I _{COM(OFF)}	Leakage current measured at the COM port, with the corresponding channel (COM to NC or NO) in the OFF state
I _{COM(ON)}	Leakage current measured at the COM port, with the corresponding channel (COM to NC or NO) in the ON state and the output (NC or NO) open
V _{IH}	Minimum input voltage for logic high for the control input (IN, EN)
V _{IL}	Maximum input voltage for logic low for the control input (IN, EN)
VI	Voltage at the control input (IN, EN)
I _{IH} , I _{IL}	Leakage current measured at the control input (IN, EN)
t _{ON}	Turn-on time for the switch. This parameter is measured under the specified range of conditions and by the propagation delay between the digital control (IN) signal and analog output NC or NO) signal when the switch is turning ON.
t _{OFF}	Turn-off time for the switch. This parameter is measured under the specified range of conditions and by the propagation delay between the digital control (IN) signal and analog output (NC or NO) signal when the switch is turning OFF.
Q _C	Charge injection is a measurement of unwanted signal coupling from the control (IN) input to the analog (NC or NO) output. This is measured in coulomb (C) and measured by the total charge induced due to switching of the control input. Charge injection, $Q_C = C_L \times \Delta V_{COM}$, C_L is the load capacitance and ΔV_{COM} is the change in analog output voltage.
C _{NC(OFF)}	Capacitance at the NC port when the corresponding channel (NC to COM) is OFF
C _{NC(ON)}	Capacitance at the NC port when the corresponding channel (NC to COM) is ON
C _{NO(OFF)}	Capacitance at the NC port when the corresponding channel (NO to COM) is OFF
C _{NO(ON)}	Capacitance at the NC port when the corresponding channel (NO to COM) is ON
C _{COM(OFF)}	Capacitance at the COM port when the corresponding channel (COM to NC) is OFF
C _{COM(ON)}	Capacitance at the COM port when the corresponding channel (COM to NC) is ON
C _I	Capacitance of control input (IN, EN)
O _{ISO}	OFF isolation of the switch is a measurement of OFF-state switch impedance. This is measured in dB in a specific frequency, with the corresponding channel (NC to COM) in the OFF state.
X _{TALK}	Crosstalk is a measurement of unwanted signal coupling from an ON channel to an OFF channel (NC1 to NO1). Adjacent crosstalk is a measure of unwanted signal coupling from an ON channel to an adjacent ON channel (NC1 to NC2) .This is measured in a specific frequency and in dB.
BW	Bandwidth of the switch. This is the frequency in which the gain of an ON channel is -3 dB below the DC gain.
THD	Total harmonic distortion describes the signal distortion caused by the analog switch. This is defined as the ratio of root mean square (RMS) value of the second, third, and higher harmonic to the absolute magnitude of the fundamental harmonic.
I ₊	Static power-supply current with the control (IN) pin at V ₊ or GND






Figure 15. ON-state Resistance (r_{ON})




Figure 16. OFF-State Leakage Current (I_{COM(OFF)}, I_{NC(OFF)}, I_{COM(PWROFF)}, I_{NC(PWROFF)})




Figure 17. ON-State Leakage Current (I_{COM(ON)}, I_{NC(ON)})








Figure 18. Capacitance (C_I, $C_{COM(OFF)}$, $C_{COM(ON)}$, $C_{NC(OFF)}$, $C_{NC(ON)}$)



- A. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_r < 5$ ns, $t_f < 5$ ns.
- B. C_L includes probe and jig capacitance.


Figure 19. Turn-On (t_{ON}) and Turn-Off Time (t_{OFF})





- A. C_L includes probe and jig capacitance.
- B. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_r < 5 \text{ ns}$, $t_f < 5 \text{ ns}$.

Figure 20. Break-Before-Make Time (t_{BBM})




Channel ON: NO to COM $V_I = V_{IH}$ or V_{IL}

Network Analyzer Setup

Source Power = 0 dBM (632-mV P-P at $50-\Omega$ load) DC Bias = 350 mV

Figure 21. Bandwidth (BW)



Channel OFF: NO to COM $V_I = V_{IH}$ or V_{IL}

Network Analyzer Setup

Source Power = 0 dBM (632-mV P-P at 50-Ω load) DC Bias = 350 mV

Figure 22. OFF Isolation (O_{ISO})








Figure 23. Crosstalk (X_{TALK})




- A. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_r < 5$ ns.
- B. C_L includes probe and jig capacitance.

Figure 24. Charge Injection (Q_C)







A. C_L includes probe and jig capacitance.

Figure 25. Total Harmonic Distortion (THD)




8 Detailed Description

8.1 Overview

The TS3A27518E-Q1 is a bidirectional, 6-channel, 1:2 multiplexer-demultiplexer designed to operate from 1.65 V to 3.6 V. This device can handle both digital and analog signals, and can transmit signals up to V_{CC} in either direction. The TS3A27518E-Q1 has two control pins, each controlling three 1:2 muxes at the same time, and an enable pin that puts all outputs in high-impedance mode. The control pins are compatible with 1.8-V logic thresholds and are backward compatible with 2.5-V and 3.3-V logic thresholds.

8.2 Functional Block Diagram



8.3 Feature Description

The isolation in power-down mode, $V_{CC} = 0$ feature places all switch paths in high-impedance state (High-Z) when the supply voltage equals 0 V.

8.4 Device Functional Modes

The TS3A27518E-Q1 is a bidirectional device that has two sets of three single-pole double-throw switches. Two digital signals control the 6 channels of the switch; one digital control for each set of three single-pole, double-throw switches. Digital input pin IN1 controls switches 1, 2, and 3, while pin IN2 controls switches 4, 5, and 6.

The TS3A27518E-Q1 has an $\overline{\text{EN}}$ pin that when set to logic high, it places all channels into a high-impedance or HIGH-Z state. Table 2 lists the functions of TS3A27518E-Q1.

Table 2. Function Table

EN	IN1	IN2	NC1/2/3 TO COM1/2/3, COM1/2/3 TO NC1/2/3	NC4/5/6 TO COM4/5/6, COM4/5/6 TO NC4/5/6	NO1/2/3 TO COM1/2/3, COM1/2/3 TO NO1/2/3	NO4/5/6 TO COM4/5/6, COM4/5/6 TO NO4/5/6
Н	X	Χ	OFF	OFF	OFF	OFF
L	L	L	ON	ON	OFF	OFF
L	Н	L	OFF	ON	ON	OFF
L	L	Н	ON	OFF	OFF	ON
L	Н	Н	OFF	OFF	ON	ON



9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The switches are bidirectional, so the NO, NC, and COM pins can be used as either inputs or outputs.

9.2 Typical Application




Figure 26. SDIO Expander Application Block Diagram

Copyright © 2010–2019, Texas Instruments Incorporated



Typical Application (continued)

9.2.1 Design Requirement

Ensure that all of the signals passing through the switch are within the recommended operating ranges to ensure proper performance, see *Recommended Operating Conditions*.

9.2.2 Detailed Design Procedure

The TS3A27518E-Q1 can be properly operated without any external components. However, TI recommends connecting unused pins to the ground through a $50-\Omega$ resistor to prevent signal reflections back into the device. TI also recommends that the digital control pins (INX) be pulled up to V_{CC} or down to GND to avoid undesired switch positions that could result from the floating pin.

For the RTW package connect the thermal pad to ground.

9.2.3 Application Curve




Figure 27. ON-State Resistance vs COM Voltage (V_{CC} = 3 V)



10 Power Supply Recommendations

TI recommends proper power-supply sequencing for all CMOS devices. Do not exceed the absolute maximum ratings, because stresses beyond the listed ratings can cause permanent damage to the device. Always sequence V_{CC} on first, followed by NO, NC, or COM. Although it is not required, power-supply bypassing improves noise margin and prevents switching noise propagation from the V_{CC} supply to other components. A 0.1- μ F capacitor is adequate for most applications, if connected from V_{CC} to GND.

11 Layout

11.1 Layout Guidelines

To ensure reliability of the device, TI recommends following these common printed-circuit board layout guidelines:

- Bypass capacitors should be used on power supplies, and should be placed as close as possible to the V_{CC} pin
- Short trace-lengths should be used to avoid excessive loading
- For the RTW package, connect the thermal pad to ground

11.2 Layout Example




Figure 28. WQFN Layout Recommendation

Copyright © 2010–2019, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Links: TS3A27518E-Q1



12 Device and Documentation Support

12.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.3 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

12.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

12.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGE OPTION ADDENDUM

6-Feb-2020

PACKAGING INFORMATION

Orderable Device	Status	Package Type	_	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
TS3A27518EIPWRQ1	ACTIVE	TSSOP	PW	24	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-3-260C-168 HR	-40 to 85	YL518EQ1	Samples
TS3A27518EIRTWRQ1	ACTIVE	WQFN	RTW	24	3000	Green (RoHS & no Sb/Br)	NIPDAU	Level-3-260C-168 HR	-40 to 85	27518EI	Samples
TS3A27518ETRTWRQ1	ACTIVE	WQFN	RTW	24	3000	Green (RoHS & no Sb/Br)	NIPDAU	Level-3-260C-168 HR	-40 to 105	27518ET	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



PACKAGE OPTION ADDENDUM

6-Feb-2020

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TS3A27518E-Q1:

● Catalog: TS3A27518E

NOTE: Qualified Version Definitions:

Catalog - TI's standard catalog product

PACKAGE MATERIALS INFORMATION

www.ti.com 20-Dec-2018

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TS3A27518EIPWRQ1	TSSOP	PW	24	2000	330.0	16.4	6.95	8.3	1.6	8.0	16.0	Q1
TS3A27518EIRTWRQ1	WQFN	RTW	24	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
TS3A27518ETRTWRQ1	WQFN	RTW	24	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2

www.ti.com 20-Dec-2018



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TS3A27518EIPWRQ1	TSSOP	PW	24	2000	367.0	367.0	38.0
TS3A27518EIRTWRQ1	WQFN	RTW	24	3000	367.0	367.0	35.0
TS3A27518ETRTWRQ1	WQFN	RTW	24	3000	367.0	367.0	35.0



SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.






- NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
 - B. This drawing is subject to change without notice.
 - C. Quad Flatpack, No-Leads (QFN) package configuration.
 - D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
 - E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
 - F. Falls within JEDEC MO-220.



PLASTIC QUAD FLATPACK-NO LEAD




NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.



PLASTIC QUAD FLATPACK-NO LEAD




NOTES: (continued)

3. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271) .



PLASTIC QUAD FLATPACK-NO LEAD



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated