



General Description

The MAX5422/MAX5423/MAX5424 nonvolatile. lineartaper, digital potentiometers perform the function of a mechanical potentiometer, but replace the mechanics with a simple 3-wire SPITM-compatible digital interface. Each device performs the same function as a discrete potentiometer or variable resistor and has 256 tap points.

The devices feature an internal, nonvolatile EEPROM used to store the wiper position for initialization during power-up. The 3-wire SPI-compatible serial interface allows communication at data rates up to 5MHz, minimizing board space and reducing interconnection complexity in many applications.


The MAX5422/MAX5423/MAX5424 provide three nominal resistance values: $50k\Omega$ (MAX5422). $100k\Omega$ (MAX5423), or 200k Ω (MAX5424). The nominal resistor temperature coefficient is 35ppm/°C end-to-end and only 5ppm/°C ratiometric. This makes the devices ideal for applications requiring a low-temperature-coefficient variable resistor, such as low-drift, programmable gainamplifier circuit configurations.

The MAX5422/MAX5423/MAX5424 are available in a 3mm x 3mm 8-pin TDFN package, and are specified over the extended -40°C to +85°C temperature range.

Applications

Mechanical Potentiometer Replacement Low-Drift Programmable Gain Amplifiers Audio Volume Control Liquid-Crystal Display (LCD) Contrast Control Low-Drift Programmable Filters

Functional Diagram




Features

- ♦ Wiper Position Stored in Nonvolatile Memory (EEPROM) and Recalled Upon Power-Up or **Interface Command**
- ♦ 3mm x 3mm x 0.8mm TDFN Package
- ♦ 35ppm/°C End-to-End Resistance Temperature Coefficient
- **♦** 5ppm/°C Ratiometric Temperature Coefficient
- ♦ 50kΩ, 100kΩ, and 200kΩ Resistor Values
- **♦ 5MHz SPI-Compatible Serial Interface**
- ♦ 500nA (typ) Static Supply Current
- ♦ Single-Supply Operation: +2.7V to +5.25V
- ♦ 256 Tap Positions
- ♦ ±0.5 LSB DNL in Voltage-Divider Mode
- ♦ ±0.5 LSB INL in Voltage-Divider Mode

SPI is a trademark of Motorola, Inc.

Pin Configuration



Ordering Information/Selector Guide

PART	TEMP RANGE	END-TO-END RESISTANCE ($k\Omega$)	PIN-PACKAGE	TOP MARK
MAX5422ETA	-40°C to +85°C	50	8 TDFN-EP*	AlJ
MAX5423ETA	-40°C to +85°C	100	8 TDFN-EP*	All
MAX5424ETA	-40°C to +85°C	200	8 TDFN-EP*	AIH

^{*}EP = Exposed pad.

ABSOLUTE MAXIMUM RATINGS

VDD to GND -0.3V to +6.0V All Other Pins to GND -0.3V to (VDD + 0.3V) Maximum Continuous Current into H, L, and W ±1.3mA MAX5422 ±1.6mA MAX5423 ±0.6mA MAX5424 ±0.3mA	Continuous Power Dissipation (T _A = +70°C) 8-Pin TDFN (derate 24.4mW/°C above +70°C)1951mW Operating Temperature Range40°C to +85°C Junction Temperature
---	---

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

 $(V_{DD} = +2.7V \ to \ +5.25V, \ H = V_{DD}, \ L = GND, \ T_A = -40^{\circ}C \ to \ +85^{\circ}C. \ Typical \ values \ are \ at \ V_{DD} = +5.0V, \ T_A = +25^{\circ}C, \ unless \ otherwise \ noted.)$

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	
DC PERFORMANCE (VOLTA	GE-DIVIDER MO	DE)					
Resolution	N		256			Taps	
Integral Nonlinearity	INL	(Note 1)			±0.5	LSB	
Differential Nonlinearity	DNL	(Note 1)			±0.5	LSB	
End-to-End Resistance Temperature Coefficient	TCR			35		ppm/°C	
Ratiometric Resistance Temperature Coefficient				5		ppm/°C	
		MAX5422		-0.6			
Full-Scale Error		MAX5423		-0.3		LSB	
		MAX5424		-0.15			
		MAX5422		0.7			
Zero-Scale Error		MAX5423		0.35		LSB	
		MAX5424		0.18			
DC PERFORMANCE (VARIAB	BLE-RESISTOR I	MODE)					
Integral Nonlinearity	INL	$V_{DD} = 3V$			±3.0	LSB	
(Note 2)	IIVE	$V_{DD} = 5V$			±1.5	LOD	
		$V_{DD} = 3V$, MAX5422, -40°C \leq T _A \leq +85°C, guaranteed monotonic	-1.0		+2.0		
Differential Nonlinearity	DNL	V _{DD} = 3V, MAX5422, 0°C ≤ T _A ≤ +85°C, guaranteed monotonic	-1.0		+1.2	LSB	
(Note 2)		V _{DD} = 3V, MAX5423			±1.0	1	
		V _{DD} = 3V, MAX5424			±1.0		
		$V_{DD} = 5V$			±1.0		
DC PERFORMANCE (RESIST	OR CHARACTE	RISTICS)					
Wiper Resistance	Rw	V _{DD} = 3V to 5.25V (Note 3)		325	675	Ω	
Wiper Capacitance	Cw			10		pF	
		MAX5422	37.5	50	62.5	_	
End-to-End Resistance		MAX5423	75	100	125	kΩ	
		MAX5424	150	200	250		

__ /N/IXI/W

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{DD} = +2.7V \text{ to } +5.25V, H = V_{DD}, L = GND, T_A = -40^{\circ}C \text{ to } +85^{\circ}C. \text{ Typical values are at } V_{DD} = +5.0V, T_A = +25^{\circ}C, \text{ unless otherwise noted.})$

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	
DIGITAL INPUTS (CS, DIN, SCLK	.)						
		V _{DD} = 3.4V to 5.25V	2.4				
Input High Voltage (Note 4)	VIH	V _{DD} < 3.4V	0.7 x V _{DD}			V	
Input Low Voltage VIL		V _{DD} = 2.7V to 5.25V (Note 4)			0.8	V	
Input Leakage Current	I _{IN}			±0.1	±1	μΑ	
Input Capacitance	CIN			5		рF	
DYNAMIC CHARACTERISTICS							
\\\(\frac{1}{2}\)		MAX5422		100			
Wiper -3dB Bandwidth (Note 5)		MAX5423		50		kHz	
		MAX5424		25			
NONVOLATILE MEMORY RELIA	BILITY						
Data Retention		T _A = +85°C		50		Years	
Endurance		$T_A = +25^{\circ}C$		200,000			
Endurance		T _A = +85°C		50,000		Stores	
POWER SUPPLY							
Supply Voltage	V_{DD}		2.70		5.25	V	
Standby Current	I _{DD}	Digital inputs = V_{DD} or GND, $T_A = +25$ °C		0.5	1	μΑ	
Programming Current	lpg	During nonvolatile write to memory; digital inputs = V _{DD} or GND (Note 6)		200	400	μΑ	

TIMING CHARACTERISTICS

 $(V_{DD} = +2.7V \text{ to } +5.25V, H = V_{DD}, L = GND, T_{A} = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C}.$ Typical values are at $V_{DD} = +5.0V, T_{A} = +25^{\circ}\text{C},$ unless otherwise noted. See Figure 1.) (Note 7)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
ANALOG SECTION						
		MAX5422		400		
Wiper Settling Time (Note 8)	ts	MAX5423		600		ns
		MAX5424		1000		
DIGITAL SECTION						
SCLK Frequency	fsclk				5	MHz
SCLK Clock Period	tcp		200			ns
SCLK Pulse-Width High	tсн		80			ns
SCLK Pulse-Width Low	t _{CL}		80			ns
CS Fall to SCLK Rise Setup	tcss		80			ns
SCLK Rise to CS Rise Hold	tcsh		0	•	•	ns
DIN to SCLK Setup	tDS		50	•	•	ns

TIMING CHARACTERISTICS (continued)


 $(V_{DD} = +2.7V \text{ to } +5.25V, H = V_{DD}, L = GND, T_{A} = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C}.$ Typical values are at $V_{DD} = +5.0V, T_{A} = +25^{\circ}\text{C},$ unless otherwise noted. See Figure 1.) (Note 7)


PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
DIN Hold after SCLK	tDH		0			ns
SCLK Rise to CS Fall Delay	tcso		20			ns
CS Rise to SCLK Rise Hold	t _{CS1}		80			ns
CS Pulse-Width High	tcsw		200			ns
Write NV Register Busy Time	tBUSY				12	ms


- **Note 1:** The DNL and INL are measured with the potentiometer configured as a voltage-divider with H = V_{DD} and L = GND. The wiper terminal is unloaded and measured with a high-input-impedance voltmeter.
- Note 2: The DNL and INL are measured with the potentiometer configured as a variable resistor. H is unconnected and L = GND. For the 5V condition, the wiper terminal is driven with a source current of $80\mu A$ for the $50k\Omega$ configuration, $40\mu A$ for the $100k\Omega$ configuration, and $20\mu A$ for the $200k\Omega$ configuration. For the 3V condition, the wiper terminal is driven with a source current of $40\mu A$ for the $50k\Omega$ configuration, $20\mu A$ for the $100k\Omega$, and $10\mu A$ for the $200k\Omega$ configuration.
- **Note 3:** The wiper resistance is measured using the source currents given in Note 2. For operation to V_{DD} = 2.7V, see Maximum Wiper Resistance vs. Temperature in the *Typical Operating Characteristics*.
- Note 4: The device draws higher supply current when the digital inputs are driven with voltages between (V_{DD} 0.5V) and (GND + 0.5V). See Supply Current vs. Digital Input Voltage in the *Typical Operating Characteristics*.
- Note 5: Wiper at midscale with a 10pF load (DC measurement). L = GND; an AC source is applied to H; and the W output is measured. A 3dB bandwidth occurs when the AC W/H value is 3dB lower than the DC W/H value.
- Note 6: The programming current operates only during power-up and NV writes.
- Note 7: Digital timing is guaranteed by design and characterization, and is not production tested.
- **Note 8:** Wiper-settling time is the worst-case 0% to 50% rise-time measured between consecutive wiper positions. H = V_{DD}, L = GND, and the wiper terminal is unloaded and measured with a 10pF oscilloscope probe.

Typical Operating Characteristics

 $(V_{DD} = 5.0V, T_A = +25^{\circ}C, \text{ unless otherwise noted.})$










Typical Operating Characteristics (continued)


 $(V_{DD} = 5.0V, T_A = +25^{\circ}C, \text{ unless otherwise noted.})$

















THD+N RESPONSE







INL vs. TAP POSITION





Typical Operating Characteristics (continued)


 $(V_{DD} = 5.0V, T_A = +25^{\circ}C, unless otherwise noted.)$











Pin Description

PIN	NAME	FUNCTION
1	V_{DD}	Power-Supply Input. Bypass V _{DD} with a 0.1µF capacitor from V _{DD} to GND.
2	SCLK	Serial-Interface Clock Input
3	DIN	Serial-Interface Data Input
4	CS	Active-Low Digital-Input Chip Select
5	GND	Ground
6	L	Low Terminal. The voltage at L can be greater than or less than the voltage at H. Current can flow into or out of L.
7	W	Wiper Terminal
8	Н	High Terminal. The voltage at H can be greater than or less than the voltage at L. Current can flow into or out of H.
_	EP	Exposed Pad. The exposed pad is not internally connected. Connect to GND or leave floating.




Figure 1. Digital Interface and Timing Diagram

Detailed Description

The MAX5422/MAX5423/MAX5424 contain a resistor array with 255 resistive elements. The MAX5422 has a total end-to-end resistance of $50k\Omega$; the MAX5423 has an end-to-end resistance of $100k\Omega$; and the MAX5424 has an end-to-end resistance of $200k\Omega$. The MAX5422/MAX5423/MAX5424 allow access to the high, low, and wiper terminals for a standard voltage-divider configuration. H, L, and W can be connected in any desired configuration as long as their voltages fall between GND and VDD.

A simple, 3-wire, SPI serial interface moves the wiper among the 256 tap points. The nonvolatile memory stores the wiper position and recalls the stored wiper position upon power-up. The nonvolatile memory is guaranteed for 50 years for wiper data retention and up to 200,000 wiper store cycles.

Analog Circuitry

The MAX5422/MAX5423/MAX5424 consist of a resistor array with 255 resistive elements; 256 tap points are accessible to the wiper, W, along the resistor string between H and L. Select the wiper tap point by programming the potentiometer through the 3-wire (SPI) interface. Eight data bits, and a control byte program the wiper position. The H and L terminals of the MAX5422/MAX5423/MAX5424 are similar to the two end terminals of a mechanical potentiometer. The MAX5422/MAX5423/MAX5424 feature power-on reset circuitry that loads the wiper position from the non-volatile memory at power-up.

Digital Interface

The MAX5422/MAX5423/MAX5424 use a 3-wire, SPI-compatible, serial data interface (Figure 1 and 2). This write-only interface contains three inputs: chip-select

 $(\overline{\text{CS}})$, data clock (SCLK), and data in (DIN). Drive $\overline{\text{CS}}$ low to enable the serial interface and clock data synchronously into the shift register on each SCLK rising edge.

The WRITE commands (C1, C0 = 00 or 01) require 16 clock cycles to clock in the command and data (Figure 2a). The COPY commands (C1, C0 = 10, 11) can use either eight clock cycles to transfer the command bits (Figure 2b) or 16 clock cycles with 8 data bits that are disregarded by the device (Figure 2a).

After loading data into the shift register, drive $\overline{\text{CS}}$ high to latch the data into the appropriate potentiometer control register and disable the serial interface. Keep $\overline{\text{CS}}$ low during the entire serial-data stream to avoid corruption of the data.

The serial-data timing for the potentiometer is shown in Figures 1 and 2.

Table 1. Register Map

CLOCK EDGE	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
Bit name	_	_	C1	C0	_	_	_	_	D7	D6	D5	D4	D3	D2	D1	D0
Write wiper register	0	0	0	0	0	0	0	0	D7	D6	D5	D4	D3	D2	D1	D0
Write NV register	0	0	0	1	0	0	0	0	D7	D6	D5	D4	D3	D2	D1	D0
Copy wiper register to NV register	0	0	1	0	0	0	0	0	_	_	_	_	_	_	_	
Copy NV register to wiper register	0	0	1	1	0	0	0	0	_	_	_	_	_	_	_	_




Figure 2. Digital-Interface Format

Write Wiper Register

This command writes data to the volatile random access memory (RAM), leaving the NV registers unchanged. When the device powers up, the data stored in the NV registers transfers to the volatile wiper register, moving the wiper to the stored position.

Write NV Register

The "write NV register" command (C1, C0 = 01) stores the position of the wipers to the NV registers for use at power-up. Alternatively, the "copy wiper register to NV register" command writes to the NV register. Writing to the NV registers, does not affect the position of the wipers.

Copy Wiper Register to NV Register

The "copy wiper register to NV register" command (C1, C0 = 10) stores the current position of the wiper to the NV register for use at power-up.

Copy NV Register to Wiper Register

The "copy NV register to wiper register" (C1, C0 = 11) restores the wiper position to the current value stored in the NV register.

Standby Mode

The MAX5422/MAX5423/MAX5424 feature a low-power standby mode. When the device is not being pro-

grammed, it enters into standby mode and supply current drops to 0.5µA (typ).

Nonvolatile Memory

The internal EEPROM consists of a nonvolatile register that retains the last value stored prior to power-down. The nonvolatile register is programmed to midscale at the factory. The nonvolatile memory is guaranteed for 50 years for wiper data retention and up to 200,000 wiper write cycles.

Power-Up

Upon power-up, the MAX5422/MAX5423/MAX5424 load the data stored in the nonvolatile wiper register into the volatile wiper register, updating the wiper position with the data stored in the nonvolatile wiper register. This initialization period takes 10µs.

Applications Information

The MAX5422/MAX5423/MAX5424 are intended for circuits requiring digitally controlled adjustable resistance, such as LCD contrast control (where voltage biasing adjusts the display contrast), or programmable filters with adjustable gain and/or cutoff frequency.

Positive LCD Bias Control

Figures 3 and 4 show an application where a voltagedivider or variable resistor is used to make an adjustable, positive LCD-bias voltage. The op amp provides buffering and gain to the resistor-divider network made by the potentiometer (Figure 3) or to a fixed resistor and a variable resistor (see Figure 4).




Figure 3. Positive LCD-Bias Control Using a Voltage-Divider




Figure 4. Positive LCD-Bias Control Using a Variable Resistor

Programmable Filter

Figure 5 shows the configuration for a 1st-order programmable filter. The gain of the filter is adjusted by R2, and the cutoff frequency is adjusted by R3. Use the following equations to calculate the DC gain (G) and the 3dB cutoff frequency (f_C):

$$G = 1 + \frac{R1}{R2}$$

$$f_C = \frac{1}{2\pi \times R3 \times C}$$




Figure 5. Programmable Filter




Figure 6. Adjustable Voltage Reference

Adjustable Voltage Reference

Figure 6 shows the MAX5422/MAX5423/MAX5424 used as the feedback resistors in an adjustable voltage-reference application. Independently adjust the output voltage of the MAX6160 from 1.23V to V_{IN} - 0.2V by changing the wiper position of the MAX5422/MAX5423/MAX5424.

Offset Voltage and Gain Adjustment

Connect the high and low terminals of one potentiometer of a MAX5422/MAX5423/MAX5424 between the NULL inputs of a MAX410 and the wiper to the op amp's positive supply to nullify the offset voltage over the operating temperature range. Install another MAX5422/MAX5423/MAX5424 potentiometer in the feedback path to adjust the gain of the MAX410 (see Figure 7).




Figure 7. Offset Voltage Adjustment Circuit


Chip Information

TRANSISTOR COUNT: 10,191

PROCESS: BICMOS

Package Information

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)



SYMBOL		SIONS	PACKA	GE VARIA	TIONS					
	MIN.	MAX.	PKG. C	ODE N	D2	E2	е	JEDEC SPEC	b	[(N/2)-1] x e
Α	0.70	0.80	T633-2	6	1.50±0.1	0 2.30±0.10	0.95 BSC	MO229 / WEEA	0.40±0.05	1.90 REF
D	2.90	3.10	T833-2	8	1.50±0.1	0 2.30±0.10	0.65 BSC	MO229 / WEEC	0.30±0.05	1.95 REF
E	2.90	3.10	T833-3	8	1.50±0.1	0 2.30±0.10	0.65 BSC	MO229 / WEEC	0.30±0.05	1.95 REF
A1	0.00	0.05	T1033-	1 10	1.50±0.1	0 2.30±0.10	0.50 BSC	MO229 / WEED-3	0.25±0.05	2.00 REF
L	0.20	0.40	T1033-	2 10	1.50±0.1	0 2.30±0.10	0.50 BSC	MO229 / WEED-3	0.25±0.05	2.00 REF
k	0.25	MIN.	T1433-	1 14	1.70±0.1	0 2.30±0.10	0.40 BSC		0.20±0.05	2.40 REF
A2	0.20	REF.	T1433-	2 14	1.70±0.1	0 2.30±0.10	0.40 BSC		0.20±0.05	2.40 REF
2. COPLA 3. WARPA 4. PACKA 5. DRAWI 6. "N" IS 7. NUMB	ANARITY AGE SH AGE LEM ING COM S THE T ER OF	SHALL IALL NOT NGTH/PA NFORMS TOTAL NI LEADS S	JMBER OF LEAD SHOWN ARE FOR	OB mm. mm. RE CONS 29, EXCI S. REFERE	SIDERED AS EPT DIMENS	SIONS "D2" A		C(S). ND T1433-1 & T	1433–2.	
∕8¼ MARKI	ING IS	FOR PAG	KAGE ORIENTATI	ON REF	ERENCE ON	ILY.				

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Maxim Integrated:

MAX5422ETA+T MAX5423ETA+T MAX5424ETA+T MAX5417PETA+ MAX5423ETA+ MAX5424ETA+