SLLS045B – JANUARY 1989 – REVISED MAY 1995

- Meets or Exceeds the Requirements of ITU Recommendations V.10, V.11, X.26, and X.27
- Designed for Multipoint Bus Transmission on Long Bus Lines in Noisy Environments
- Designed to Operate Up to 20 Mbaud
- 3-State Outputs
- Common-Mode Input Voltage Range – 7 V to 7 V
- Input Sensitivity . . . ±300 mV
- Input Hysteresis ... 120 mV Typ
- High-Input Impedance . . . 12 kΩ Min
- Operates from Single 5-V Supply
- Low Supply-Current Requirement 35 mA Max
- Improved Speed and Power Consumption Compared to AM26LS32A

#### description

The SN75ALSI97 is a monolithic, quadruple line receiver with 3-state outputs designed using advanced, low-power, Schottky technology. This technology provides combined improvements in bar design, tooling production, and wafer fabrication. This, in turn, provides significantly lower power requirements and permits much higher data throughput than other designs. The device meets the specifications of ITU Recommendations V.10, V.11, X.26, and X.27. It features 3-state outputs that permit direct connection to a bus-organized system with a fail-safe design that ensures the outputs will always be high if the inputs are open.

The device is optimized for balanced, multipoint bus transmission at rates up to 20 megabits per second. The input features high-input impedance, input hysteresis for increased noise immunity, and an input sensitivity of  $\pm$  300 mV over a common-mode input voltage range of -7 V to 7 V. It also features active-high and active-low enable functions that are common to the four channels. The SN75ALS197 is designed for optimum performance when used with the SN75ALS192 quadruple differential line driver.

The SN75ALS197 is characterized for operation from 0°C to 70°C.

| (each receiver) DIFFERENTIAL INPUTS ENABLES OUTPUT      |   |   |   |  |  |  |  |  |  |  |
|---|---|---|---|--|--|--|--|--|--|--|
| A-B   | G | G | Y |  |  |  |  |  |  |  |
| $V_{ID} \ge 0.3 V$                                      | H | X | H |  |  |  |  |  |  |  |
|   | X | L | H |  |  |  |  |  |  |  |
| $-0.3 \text{ V} < \text{V}_{\text{ID}} < 0.3 \text{ V}$ | H | X | ? |  |  |  |  |  |  |  |
|   | X | L | ? |  |  |  |  |  |  |  |
| $V_{ID} \leq -0.3 V$                                    | H | X | L |  |  |  |  |  |  |  |
|   | X | L | L |  |  |  |  |  |  |  |
| Х   | L | Н | Z |  |  |  |  |  |  |  |
| Open  | H | X | H |  |  |  |  |  |  |  |
|   | X | L | H |  |  |  |  |  |  |  |

\_....

H = high level, L = low level, X = irrelevant, ? = indeterminate, Z = high impedance (off)



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




Copyright © 1995, Texas Instruments Incorporated

| D OR N PACKAGE<br>(TOP VIEW)                 |                                 |  |  |  |  |  |  |  |  |
|--|---------------------------------|--|--|--|--|--|--|--|--|
| 1B [<br>1A [<br>1Y [<br>2Y [<br>2A [<br>2B [ | 1<br>2<br>3<br>4<br>5<br>6<br>7 | 16<br>15<br>14<br>13<br>12<br>11<br>10 | V <sub>CC</sub><br>  4B<br>  4A<br>  4Y<br>  G<br>  3Y<br>  3A |  |  |  |  |  |  |
| GND [  | 8                               | 9                                      | ] 3B   |  |  |  |  |  |  |


SLLS045B - JANUARY 1989 - REVISED MAY 1995

### logic symbol<sup>†</sup>




<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



### schematics of inputs and outputs





SLLS045B - JANUARY 1989 - REVISED MAY 1995

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

| Supply voltage, V <sub>CC</sub> (see Note 1)<br>Input voltage, V <sub>I</sub> (A or B inputs) |                              |
|---|------------------------------|
| Differential input voltage, VID (see Note 2)  | ±15 V                        |
| Enable input voltage, V <sub>I</sub>  |                              |
| Low-level output current, I <sub>OL</sub>   | 50 mA                        |
| Continuous total dissipation  | See Dissipation Rating Table |
| Operating free-air temperature range, T <sub>A</sub>  | 0°C to 70°C                  |
| Storage temperature range, T <sub>stg</sub>   | – 65°C to 150°C              |
| Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds                                  | 260°C                        |

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltage values, except differential input voltage, are with respect to network ground terminal.

2. Differential input voltage is measured at the noninverting input with respect to the corresponding inverting input.

| _ | DISSIPATION RATING TABLE |                                       |                    |                                       |  |  |  |  |  |  |  |
|---|--------------------------|---------------------------------------|--------------------|---------------------------------------|--|--|--|--|--|--|--|
|   | PACKAGE                  | T <sub>A</sub> ≤ 25°C<br>POWER RATING | DERATING<br>FACTOR | T <sub>A</sub> = 70°C<br>POWER RATING |  |  |  |  |  |  |  |
|   | D                        | 950 mW                                | 7.6 mW/°C          | 608 mW                                |  |  |  |  |  |  |  |
|   | Ν                        | 1150 mW                               | 9.2 mW/°C          | 736 mW                                |  |  |  |  |  |  |  |

#### DISSIPATION RATING TABLE

#### recommended operating conditions

|  | MIN  | NOM | MAX  | UNIT |
|--|------|-----|------|------|
| Supply voltage, V <sub>CC</sub>                | 4.75 | 5   | 5.25 | V    |
| Common-mode input voltage, VIC                 |      |     | ±7   | V    |
| Differential input voltage, VID                |      |     | ±12  | V    |
| High-level input voltage, VIH                  | 2    |     |      | V    |
| Low-level input voltage, VIL                   |      |     | 0.8  | V    |
| High-level output current, I <sub>OH</sub>     |      |     | -400 | μΑ   |
| Low-level output current, I <sub>OL</sub>      |      |     | 16   | mA   |
| Operating free-air temperature, T <sub>A</sub> | 0    |     | 70   | °C   |



SLLS045B - JANUARY 1989 - REVISED MAY 1995

# electrical characteristics over recommended range of common-mode input voltage, supply voltage, and operating free-air temperature (unless otherwise noted)

| PARAMETER        |   | TEST C                     | TEST CONDITIONS            |       |      |      | UNIT |  |
|------------------|---|----------------------------|----------------------------|-------|------|------|------|--|
| VIT+             | Positive-going input threshold voltage                    |                            |                            |       |      | 300  | mV   |  |
| VIT-             | Negative-going input threshold voltage                    |                            |                            | -300‡ |      |      | mV   |  |
| V <sub>hys</sub> | Hysteresis voltage (V <sub>IT+</sub> – V <sub>IT</sub> _) | See Figure 4               |                            |       | 120  |      | mV   |  |
| VIK              | Enable-input clamp voltage                                | I <sub>I</sub> = -18 mA    |                            |       |      | -1.5 | V    |  |
| ∨он              | High-level output voltage                                 | V <sub>ID</sub> = 300 mV,  | I <sub>OH</sub> = - 400 μA | 2.7   | 3.6  |      | V    |  |
| Vai              | Low lovel output voltage                                  | $1/10 - 300 m^{1}/100$     | I <sub>OL</sub> = 8 mA     |       |      | 0.45 | V    |  |
| VOL              | Low-level output voltage                                  | $V_{ID} = -300 \text{ mV}$ | I <sub>OL</sub> = 16 mA    |       |      | 0.5  | ľ    |  |
| IOZ              | High-impedance-state output current                       |                            | V <sub>O</sub> = 2.4 V     |       |      | 20   |      |  |
|                  |   | V <sub>CC</sub> = 5.25 V   | V <sub>OH</sub> = 0.4 V    |       |      | -20  | μA   |  |
| 1.               |   | Other input at 0 V,        | VI = 15 V                  |       | 0.7  | 1.2  | mA   |  |
| łį               | Line input current  | See Note 3                 | V <sub>I</sub> = -15 V     |       | -1.0 | -1.7 | ma   |  |
| <b>I</b>         | Lich lovel eachle input ourrest                           |                            | VIH = 2.7 V                |       |      | 20   |      |  |
| ΙΗ               | High-level enable-input current                           |                            | V <sub>IH</sub> = 5.25 V   |       |      | 100  | μA   |  |
| ۱ <sub>IL</sub>  | Low-level enable-input current                            | VIL = 0.4 V                |                            |       |      | -100 | μA   |  |
|                  | Input resistance  |                            |                            | 12    | 18   |      | kΩ   |  |
| los              | Short-circuit output current§                             | V <sub>ID</sub> = 3 V,     | $V_{O} = 0$                | -15   | -78  | -130 | mA   |  |
| ICC              | Supply current  | Outputs disabled           |                            |       | 22   | 35   | mA   |  |

<sup>†</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

<sup>‡</sup> The algebraic convention, in which the less positive limit is designated minimum, is used in this data sheet for threshold voltage levels only. § Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

NOTE 3: Refer to ANSI Standard EIA/TIA-422-B and EIA/TIA-423-B for exact conditions.

### switching characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = $25^{\circ}$ C

|                  | PARAMETER   | TEST CON                                     | MIN                     | TYP | MAX | UNIT |    |
|------------------|---|--|-------------------------|-----|-----|------|----|
| <sup>t</sup> PLH | Propagation delay time, low- to high-level output | $V_{ID} = -2.5 \text{ V to } 2.5 \text{ V},$ | C <sub>L</sub> = 15 pF, |     | 15  | 22   | ns |
| <sup>t</sup> PHL | Propagation delay time, high- to low-level output | See Figure 2                                 | _                       |     | 15  | 22   | ns |
| <sup>t</sup> PZH | Output enable time to high level                  | C: 15 pF                                     | Soo Figuro 2            |     | 13  | 25   |    |
| t <sub>PZL</sub> | Output enable time to low level                   | C <sub>L</sub> = 15 pF,                      | See Figure 3            |     | 11  | 25   | ns |
| <sup>t</sup> PHZ | Output disable time from high level               | C: 45 pF                                     | See Figure 2            |     | 13  | 25   |    |
| <sup>t</sup> PLZ | Output disable time from low level                | С <sub>L</sub> = 15 рF,                      | See Figure 3            |     | 15  | 22   | ns |



SLLS045B - JANUARY 1989 - REVISED MAY 1995

### PARAMETER MEASUREMENT INFORMATION





Figure 1. V<sub>OH</sub> and V<sub>OL</sub> Test Circuit





- NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  1 MHz, duty cycle  $\leq$  50%, Z<sub>O</sub> = 50  $\Omega$ ,  $t_f \leq 6$  ns,  $t_f \leq 6$  ns.
  - B.  $\dot{C}_L$  includes probe and jig capacitance.

#### Figure 2. tPLH and tPHL Test Circuit and Voltage Waveforms



SLLS045B - JANUARY 1989 - REVISED MAY 1995









SLLS045B - JANUARY 1989 - REVISED MAY 1995

#### **TYPICAL CHARACTERISTICS**






SLLS045B - JANUARY 1989 - REVISED MAY 1995






SLLS045B - JANUARY 1989 - REVISED MAY 1995






SLLS045B - JANUARY 1989 - REVISED MAY 1995



#### **TYPICAL CHARACTERISTICS**



SLLS045B - JANUARY 1989 - REVISED MAY 1995



#### **TYPICAL CHARACTERISTICS**





### PACKAGING INFORMATION

| Orderable Device | Status | Package Type | •       | Pins | •    | Eco Plan     | Lead finish/         | MSL Peak Temp      | Op Temp (°C) | Device Marking | Samples |
|------------------|--------|--------------|---------|------|------|--------------|----------------------|--------------------|--------------|----------------|---------|
|                  | (1)    |              | Drawing |      | Qty  | (2)          | Ball material<br>(6) | (3)                |              | (4/5)          |         |
| SN75ALS197D      | ACTIVE | SOIC         | D       | 16   | 40   | RoHS & Green | NIPDAU               | Level-1-260C-UNLIM | 0 to 70      | 75ALS197       | Samples |
| SN75ALS197DE4    | ACTIVE | SOIC         | D       | 16   | 40   | RoHS & Green | NIPDAU               | Level-1-260C-UNLIM | 0 to 70      | 75ALS197       | Samples |
| SN75ALS197DR     | ACTIVE | SOIC         | D       | 16   | 2500 | RoHS & Green | NIPDAU               | Level-1-260C-UNLIM | 0 to 70      | 75ALS197       | Samples |
| SN75ALS197N      | ACTIVE | PDIP         | Ν       | 16   | 25   | RoHS & Green | NIPDAU               | N / A for Pkg Type | 0 to 70      | SN75ALS197N    | Samples |
| SN75ALS197NSR    | ACTIVE | SO           | NS      | 16   | 2000 | RoHS & Green | NIPDAU               | Level-1-260C-UNLIM | 0 to 70      | 75ALS197       | Samples |

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <= 1000ppm threshold. Antimony trioxide based flame retardants must also meet the <= 1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.



www.ti.com

# PACKAGE OPTION ADDENDUM

13-Aug-2021

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# PACKAGE MATERIALS INFORMATION

Texas Instruments

www.ti.com

### TAPE AND REEL INFORMATION





### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



| *All dimensions are nominal |                 |                    |    |      |                          |                          |            |            |            |            |           |                  |
|-----------------------------|-----------------|--------------------|----|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| Device                      | Package<br>Type | Package<br>Drawing |    | SPQ  | Reel<br>Diameter<br>(mm) | Reel<br>Width<br>W1 (mm) | A0<br>(mm) | B0<br>(mm) | K0<br>(mm) | P1<br>(mm) | W<br>(mm) | Pin1<br>Quadrant |
| SN75ALS197DR                | SOIC            | D                  | 16 | 2500 | 330.0                    | 16.4                     | 6.5        | 10.3       | 2.1        | 8.0        | 16.0      | Q1               |
| SN75ALS197NSR               | SO              | NS                 | 16 | 2000 | 330.0                    | 16.4                     | 8.2        | 10.5       | 2.5        | 12.0       | 16.0      | Q1               |



www.ti.com

# PACKAGE MATERIALS INFORMATION

27-Jul-2021



\*All dimensions are nominal

| Device        | Package Type | Package Drawing | Pins | SPQ  | Length (mm) | Width (mm) | Height (mm) |
|---------------|--------------|-----------------|------|------|-------------|------------|-------------|
| SN75ALS197DR  | SOIC         | D               | 16   | 2500 | 340.5       | 336.1      | 32.0        |
| SN75ALS197NSR | SO           | NS              | 16   | 2000 | 853.0       | 449.0      | 35.0        |

# N (R-PDIP-T\*\*)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- $\triangle$  The 20 pin end lead shoulder width is a vendor option, either half or full width.



D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



4211283-4/E 08/12

# D (R-PDSO-G16) PLASTIC SMALL OUTLINE Stencil Openings (Note D) Example Board Layout (Note C) –16x0,55 -14x1,27 -14x1,27 16x1,50 5,40 5.40 Example Non Soldermask Defined Pad Example Pad Geometry (See Note C) 0,60 .55 Example 1. Solder Mask Opening (See Note E) -0,07 All Around

NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
   E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



### MECHANICAL DATA

#### PLASTIC SMALL-OUTLINE PACKAGE

#### 0,51 0,35 ⊕0,25⊛ 1,27 8 14 0,15 NOM 5,60 8,20 5,00 7,40 $\bigcirc$ Gage Plane ₽ 0,25 7 1 1,05 0,55 0-10 Δ 0,15 0,05 Seating Plane — 2,00 MAX 0,10PINS \*\* 14 16 20 24 DIM 10,50 10,50 12,90 15,30 A MAX A MIN 9,90 9,90 12,30 14,70 4040062/C 03/03

NOTES: A. All linear dimensions are in millimeters.

NS (R-PDSO-G\*\*)

**14-PINS SHOWN** 

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (https://www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021, Texas Instruments Incorporated