

Serial EEPROM Series Automotive EEPROM

125°C Operation SPI BUS EEPROM

BR25H128-2AC


General Description

BR25H128-2AC is a 128Kbit Serial EEPROM of SPI BUS interface method.

Features

- SPI BUS interface (CPOL, CPHA)=(0,0), (1,1)
- Voltage Range : 2.5V to 5.5V
- Operating Range : -40°C to +125°C
- Clock Frequency : 10MHz(Max)
- Write Time : 4ms(Max)
- Page Size : 64bytes
- Bit Format : 16384 x 8bit
- 64bytes Write Lockable Identification Page (ID Page)
- Address Auto Increment Function at Read Operation
- Auto Erase and Auto End Function at Data Rewrite
- Write Protect Block Setting by Software
Memory Array 1/4, 1/2, Whole
- HOLD Function by HOLDB Pin
- Low Supply Current
Write Operation (5V) : 1.0mA (Typ)
Read Operation (5V) : 1.2mA (Typ)
Standby State(5V) : 0.1µA (Typ)
- Prevention of Write Mistake
Write prohibition at Power On
Write prohibition by WPB Pin
Write prohibition Block Setting
Prevention of Write Mistake at Low Voltage
- Write Cycles : 1,000,000 Write Cycles (Ta≤85°C)
: 500,000 Write Cycles (Ta≤105°C)
: 300,000 Write Cycles (Ta≤125°C)
- Data Retention : 100 Years (Ta≤25°C)
: 60 Years (Ta≤105°C)
: 50 Years (Ta≤125°C)
- Data at Shipment
Memory Array : FFh
ID Page First 3 Addresses : 2Fh, 00h, 0Eh
Other Addresses : FFh
Status Register WPEN, BP1, BP0 : 0, 0, 0
Lock Status LS : 0
- TSSOP-B8, SOP8, SOP-J8 Packages
- AEC-Q100 Qualified

Packages W(Typ) x D(Typ) x H(Max)



Absolute Maximum Ratings (Ta=25°C)

Parameter	Symbol	Rating	Unit
Supply Voltage	V _{CC}	-0.3 to +6.5	V
Power Dissipation	P _d	0.41 (TSSOP-B8) ^(Note1)	W
		0.56 (SOP8) ^(Note2)	
		0.56 (SOP-J8) ^(Note3)	
Storage Temperature Range	T _{stg}	-65 to +150	°C
Operating Temperature Range	T _{opr}	-40 to +125	°C
Terminal Voltage	—	-0.3 to V _{CC} +0.3	V
Electrostatic Discharge Voltage (Human Body Model)	V _{ESD}	-6000 to +6000	V

(Note1) Derate by 3.3mW/°C when operating above Ta=25°C.

(Note2) Derate by 4.5mW/°C when operating above Ta=25°C.

(Note3) Derate by 4.5mW/°C when operating above Ta=25°C.

Caution: Operating the IC over the absolute maximum ratings may damage the IC. The damage can either be a short circuit between pins or an open circuit between pins and the internal circuitry. Therefore, it is important to consider circuit protection measures, such as adding a fuse, in case the IC is operated over the absolute maximum ratings.

Memory Cell Characteristics (V_{CC}=2.5V to 5.5V)

Parameter	Limit			Unit	Condition
	Min	Typ	Max		
Write Cycles ^(Note4, 5)	1,000,000	—	—	Cycles	Ta≤85°C
	500,000	—	—	Cycles	Ta≤105°C
	300,000	—	—	Cycles	Ta≤125°C
Data Retention ^(Note4)	100	—	—	Years	Ta≤25°C
	60	—	—	Years	Ta≤105°C
	50	—	—	Years	Ta≤125°C

(Note4) Not 100% TESTED

(Note5) The Write Cycles is defined for unit of 4 data bytes with the same address bits of A13 to A2.

Recommended Operating Ratings

Parameter	Symbol	Rating	Unit
Supply Voltage	V _{CC}	2.5 to 5.5	V
Input Voltage	V _{IN}	0 to V _{CC}	V

Input / Output Capacitance (Ta=25°C, Frequency=5MHz)

Parameter	Symbol	Conditions	Min	Max	Unit
Input Capacitance ^(Note6)	C _{IN}	V _{IN} =GND	—	8	pF
Output Capacitance ^(Note6)	C _{OUT}	V _{OUT} =GND	—	8	pF

(Note6) Not 100% TESTED

DC Characteristics (Unless otherwise specified, Ta=-40°C to +125°C, Vcc=2.5V to 5.5V)

Parameter	Symbol	Limit			Unit	Conditions
		Min	Typ	Max		
Input High Voltage	V _{IH}	0.7 V _{cc}	—	V _{cc} +0.3	V	2.5V≤V _{cc} ≤5.5V
Input Low Voltage	V _{IL}	-0.3	—	0.3 V _{cc}	V	2.5V≤V _{cc} ≤5.5V
Output Low Voltage	V _{OL}	0	—	0.4	V	I _{OL} =2.1mA
Output High Voltage	V _{OH}	0.8 V _{cc}	—	V _{cc}	V	I _{OH} =-2.0mA
Input Leakage Current	I _{LI}	-2	—	+2	μA	V _{IN} =0V to V _{cc}
Output Leakage Current	I _{LO}	-2	—	+2	μA	V _{OUT} =0V to V _{cc} , CSB=V _{cc}
Supply Current (WRITE)	I _{CC1}	—	—	2.5	mA	V _{cc} =2.5V, f _{SCK} =5MHz, t _{EW} =4ms V _{IH} /V _{IL} =0.9V _{cc} /0.1V _{cc} , SO=OPEN
	I _{CC2}	—	—	5.5	mA	V _{cc} =5.5V, f _{SCK} =5 or 10 MHz, t _{EW} =4ms V _{IH} /V _{IL} =0.9V _{cc} /0.1V _{cc} , SO=OPEN
Supply Current (READ)	I _{CC3}	—	—	1.5	mA	V _{cc} =2.5V, f _{SCK} =5MHz V _{IH} /V _{IL} =0.9V _{cc} /0.1V _{cc} , SO=OPEN
	I _{CC4}	—	—	2.0	mA	V _{cc} =5.5V, f _{SCK} =5MHz V _{IH} /V _{IL} =0.9V _{cc} /0.1V _{cc} , SO=OPEN
	I _{CC5}	—	—	4.0	mA	V _{cc} =5.5V, f _{SCK} =10MHz V _{IH} /V _{IL} =0.9V _{cc} /0.1V _{cc} , SO=OPEN
Standby Current	I _{SB}	—	—	10	μA	V _{cc} =5.5V CSB=HOLDB=WPB=V _{cc} , SCK=SI=V _{cc} or 0V, SO=OPEN

AC Characteristics (Ta=-40°C to +125°C, unless otherwise specified, load capacitance C_{L1}=100pF)

Parameter	Symbol	2.5V≤Vcc≤5.5V			4.5V≤Vcc≤5.5V			Unit
		Min	Typ	Max	Min	Typ	Max	
SCK Frequency	f _{SCK}	0.01	—	5	0.01	—	10	MHz
SCK High Time	t _{SCKWH}	85	—	—	40	—	—	ns
SCK Low Time	t _{SCKWL}	85	—	—	40	—	—	ns
CSB High Time	t _{CS}	85	—	—	40	—	—	ns
CSB Setup Time	t _{CSS}	90	—	—	30	—	—	ns
CSB Hold Time	t _{CSH}	85	—	—	30	—	—	ns
SCK Setup Time	t _{SCKS}	90	—	—	30	—	—	ns
SCK Hold Time	t _{SCKH}	90	—	—	30	—	—	ns
SI Setup Time	t _{DIS}	20	—	—	10	—	—	ns
SI Hold Time	t _{DIH}	30	—	—	10	—	—	ns
Data Output Delay Time1	t _{PD1}	—	—	60	—	—	40	ns
Data Output Delay Time2 (C _{L2} =30pF)	t _{PD2}	—	—	50	—	—	30	ns
Output Hold Time	t _{OH}	0	—	—	0	—	—	ns
Output Disable Time	t _{OZ}	—	—	100	—	—	40	ns
HOLDB Setting Setup Time	t _{HFS}	0	—	—	0	—	—	ns
HOLDB Setting Hold Time	t _{HFH}	40	—	—	30	—	—	ns
HOLDB Release Setup Time	t _{HRS}	0	—	—	0	—	—	ns
HOLDB Release Hold Time	t _{HRH}	70	—	—	30	—	—	ns
Time from HOLDB to Output High-Z	t _{HOZ}	—	—	100	—	—	40	ns
Time from HOLDB to Output Change	t _{HPD}	—	—	60	—	—	40	ns
SCK Rise Time ^(Note1)	t _{RC}	—	—	2	—	—	2	μs
SCK Fall Time ^(Note1)	t _{FC}	—	—	2	—	—	2	μs
Output Rise Time ^(Note1)	t _{RO}	—	—	40	—	—	20	ns
Output Fall Time ^(Note1)	t _{FO}	—	—	40	—	—	20	ns
Write Time	t _{EW}	—	—	4	—	—	4	ms

(Note1) NOT 100% TESTED

AC Measurement Conditions

Parameter	Symbol	Limit			Unit
		Min	Typ	Max	
Load Capacitance1	C _{L1}	—	—	100	pF
Load Capacitance2	C _{L2}	—	—	30	pF
Input Rise Time	—	—	—	50	ns
Input Fall Time	—	—	—	50	ns
Input Voltage	—	0.2 Vcc / 0.8 Vcc			V
Input / Output Judgment Voltage	—	0.3 Vcc / 0.7 Vcc			V




Figure 1. Input / Output Judgment Voltage

Serial Input / Output Timing




Figure 2. Input Timing

SI is taken into IC inside in sync with data rise edge of SCK. Input address and data from the Most Significant Bit MSB.




Figure 3. Input / Output Timing

SO is output in sync with data fall edge of SCK. Data is output from the Most Significant Bit MSB.




Figure 4. HOLD Timing

Block Diagram




Figure 5. Block Diagram

Pin Configuration




Figure 6. Pin Assignment Diagram

Pin Description

Pin Number	Pin Name	Input / Output	Function
1	CSB	Input	Chip Select Input
2	SO	Output	Serial Data Output
3	WPB	Input	Write Protect Input Write Status Register Command is prohibited.
4	GND	—	All Input / Output Reference Voltage, 0V
5	SI	Input	Serial Data Input Start Bit, Instruction Code, Address and Data Input
6	SCK	Input	Serial Clock Input
7	HOLDB	Input	Hold Input Serial Communications may be suspended temporarily (HOLD State).
8	Vcc	—	Supply Voltage

Typical Performance Curves




Figure 7. Input High Voltage V_{IH}
(CSB, SCK, SI, HOLDB, WPB)




Figure 8. Input Low Voltage V_{IL}
(CSB, SCK, SI, HOLDB, WPB)




Figure 9. Output Low Voltage V_{OL} , I_{OL} ($V_{CC}=2.5\text{V}$)




Figure 10. Output High Voltage V_{OH} , I_{OH} ($V_{CC}=2.5\text{V}$)

Typical Performance Curves - continued




Figure 11. Input Leakage Current I_{LI}
(CSB, SCK, SI, HOLDB, WPB)




Figure 12. Output Leakage Current I_{LO}
(SO)




Figure 13. Supply Current (WRITE) $I_{CC1,2}$




Figure 14. Supply Current (READ) $I_{CC3,4}$

Typical Performance Curves - continued




Figure 15. Supply Current (READ) I_{CCS}




Figure 16. Standby Current I_{SB}




Figure 17. SCK Frequency f_{SCK}




Figure 18. SCK High Time t_{SCKWH}

Typical Performance Curves - continued




Figure 19. SCK Low Time t_{SCKWL}




Figure 20. CSB High Time t_{CS}




Figure 21. CSB Setup Time t_{CSS}




Figure 22. CSB Hold Time t_{CSH}

Typical Performance Curves - continued




Figure 23. SI Setup Time t_{DIS}




Figure 24. SI Hold Time t_{DIH}




Figure 25. Data Output Delay Time1 t_{PD1} ($C_{L1}=100pF$)




Figure 26. Data Output Delay Time2 t_{PD2} ($C_{L2}=30pF$)

Typical Performance Curves - continued




Figure 27. Output Disable Time t_{oz}




Figure 28. HOLDB Setting Hold Time t_{HFH}




Figure 29. HOLDB Release Hold Time t_{HRH}




Figure 30. Time from HOLDB to Output High-Z t_{HoZ}

Typical Performance Curves - continued




Figure 31. Time from HOLDB to Output Change t_{HPD}




Figure 32. Output Rise Time t_{RO}




Figure 33. Output Fall Time t_{FO}




Figure 34. Write Time t_{EW}

1. Features

(1) Status Register

This IC has the Status Registers. Status Registers are of 8 bits and express the following parameters.

WPEN, BP0 and BP1 can be set by Write Status Register command. These 3 bits are memorized into the EEPROM, therefore are valid even when supply voltage is turned off.

Write Cycles and Data Retention of Status Registers are same as characteristics of the EEPROM.

WEN can be set by Write Enable command and Write Disable command. WEN becomes write disable status when supply voltage is turned off. $\overline{R/B}$ is for write confirmation, therefore cannot be set externally.

The values of Status Register can be read by Read Status Register command.

Table 1. Status Register

D7	D6	D5	D4	D3	D2	D1	D0
WPEN	0	0	0	BP1	BP0	WEN	$\overline{R/B}$

Table 2. Function of Status Register

bit	Memory Location	Function	Content
WPEN	EEPROM	Pin Enable / Disable designation bit for WPB pin WPEN=0=Invalid, WPEN=1=Valid	WPEN bit enables / disables the function of WPB pin.
BP1 BP0	EEPROM	EEPROM Write Disable Block designation bit	BP1 and BP0 bits designate the Write Disable Block of EEPROM. Refer Table 3. Write Disable Block Setting.
WEN	Register	Write Enable/Write Disable Confirmation bit for WRITE, WRSR, WRID and LID WEN=0=Prohibited, WEN=1=Permitted	WEN bit indicates the status of write enable or write disable for WRITE, WRSR, WRID, LID.
$\overline{R/B}$	Register	Write Cycle Status(READY/BUSY) Confirmation bit $\overline{R/B}$ =0=READY, $\overline{R/B}$ =1=BUSY	$\overline{R/B}$ bit indicates the status of READY or BUSY of the write cycle.

Table 3. Write Disable Block Setting

Status Register		Protected Block	Protected Addresses
BP1	BP0		
0	0	None	None
0	1	Upper 1/4	3000h to 3FFFh
1	0	Upper 1/2	2000h to 3FFFh
1	1	Whole Memory	0000h to 3FFFh, ID Page

(2) Write Protect Mode by WPB pin

By setting WPB = Low with WPEN = 1, Write Status Register command is disabled. Only when WPEN bit is set "1", the WPB pin functions become valid. However, when write cycle is in execution, no interruption can be made.

Table 4. Write Protect Mode

WPEN bit	WPB pin	Instruction	
		WRSR	WRITE/WRID/LID
0	X	Writable	Writable
1	1	Writable	Writable
1	0	Write Protected	Writable

WPB is normally fixed to High or Low for use, but when WPB is controlled so as to cancel Write Status Register command, pay attention to the following WPB Valid Timing.

Write Status Register command is executed, by setting WPB = Low in cancel valid area, command can be cancelled. The Data area (from 7th fall of SCK to 16th rise of SCK) becomes the cancel valid area. However, once write is started, any input cannot be cancelled. WPB input becomes Don't Care, and cancellation becomes invalid.




Figure 35. WPB Valid Timing (WRSR)

(3) Hold Mode by HOLDB pin

By the HOLDB pin, serial communication can be stopped temporarily (HOLD status). HOLDB pin carries out serial communications normally when it is High. To get in HOLD status, at serial communication, when SCK = Low, set the HOLDB pin Low. At HOLD status, SCK and SI become Don't Care, and SO becomes high impedance (High-Z). To release the HOLD status, set the HOLDB pin High when SCK = Low. After that, communication can be restarted from the point before the HOLD status. For example, when HOLD status is made after A5 address input at Read command, after release of HOLD status, by starting A4 address input, Read command can be restarted. When in HOLD status, leave CSB = Low. When it is set CSB = High in HOLD status, the IC is reset, therefore communication after that cannot be restarted.




Figure 36. HOLD Status

(4) ID Page

This IC has 64 bytes Write lockable Identification Page (ID Page) in addition to Memory Array.

The data in the first 3 addresses are for device identification. These data are over written by Write ID Page command.

Table 5. Data in the first 3 addresses

ID Page Address	Data	Content
00h	2Fh	Manufacturer Code (ROHM)
01h	00h	Interface Method (SPI)
02h	0Eh	Memory Density (128Kbit)

By setting Lock Status (LS) bit to "1" with Lock ID Page command, it is prohibited to write to ID page permanently. It is not reversible to set from ID Page Lock Status (LS="1") to ID Page Lock Release status (LS="0").

Table 6. Function of Lock Status

bit	Memory Location	Function	Content
LS	EEPROM	ID Page Lock/ Lock Release Status designation bit LS=0=ID Page Lock Release LS=1=ID Page Lock	LS bit can set Lock Status to ID Page.

(5) ECC Function

This IC has ECC bits for Error Correction to each 4 data bytes with the same address bits of A13 to A2. In the Read operation, even if there is 1 bit data error in the 4 bytes, IC corrects to correct data by ECC function and outputs data corrected. Even if write operation is started with only 1 byte data input, this IC rewrites the data of 4 bytes with the same address bits of A13 to A2 and the data of ECC bits added to these 4 bytes data. In order to maximize Write Cycles specified, it is recommended to write with data input of each 4 bytes with the same address bits of A13 to A2.

Table 7. Example of 4 data bytes with the same address bits of A13 to A2 (Address 0000h,0001h,0002h,0003h)

Same Address Bits from A13 to A2												Non-Common		Address
A13	A12	A11	A10	A9	A8	A7	A6	A5	A4	A3	A2	A1	A0	
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0000h
0	0	0	0	0	0	0	0	0	0	0	0	0	1	0001h
0	0	0	0	0	0	0	0	0	0	0	0	1	0	0002h
0	0	0	0	0	0	0	0	0	0	0	0	1	1	0003h

2. Instruction Mode

After setting CSB pin from High to Low, to execute each command, input Instruction Code, Address and Data from the Most Significant Bit MSB.

Table 8. Instruction Mode

Instruction	Content	Instruction Code (8bit)	Address(MSB) / Data (8bit)	Address (LSB) (8bit)	Data (8bit)
WREN	Write Enable	0000 0110	-	-	-
WRDI	Write Disable	0000 0100	-	-	-
READ	Read	0000 0011	A15 to A8 ^(Note1)	A7 to A0	D7 to D0 Output
WRITE	Write	0000 0010	A15 to A8 ^(Note1)	A7 to A0	D7 to D0 Input
RDSR	Read Status Register	0000 0101	D7 to D0 Output ^(Note2)	-	-
WRSR	Write Status Register	0000 0001	D7 to D0 Input ^(Note2)	-	-
RDID	Read ID Page	1000 0011	0000 0000	00A5 to A0	D7 to D0 Output
WRID	Write ID Page	1000 0010	0000 0000	00A5 to A0	D7 to D0 Input
RDLS	Read Lock Status	1000 0011	0000 0100	0000 0000	D7 to D0 Output ^(Note3)
LID	Lock ID page	1000 0010	0000 0100	0000 0000	D7 to D0 Input ^(Note3)

(Note1) Address bit A15, A14 = Don't Care

(Note2) Refer Figure 43. , Figure 44..

(Note3) Refer Figure 47. , Figure 48..

3. Timing Chart

(1) Write Enable Command (WREN)

It is set to write enable status by Write Enable command. As for this command, set CSB to Low, and then input the Instruction Code of Write Enable command. This command is accepted at the 7th rise of SCK. Even with input over 7 clocks, command becomes valid.

Before carrying out Write command, Write Status Register command, Write ID Page command and Lock ID Page command, it is necessary to set write enable status by the Write Enable command.




Figure 37. Write Enable Command

(2) Write Disable Command (WRDI)

It is set to write disable status, WEN bit becomes to "0", by Write Disable command. As for this command, set CSB to Low, and then input the Instruction Code of Write Disable command. This command is accepted at the 7th rise of SCK. Even with input over 7 clocks, command becomes valid.

If Write command, Write Status Register command, Write ID Page command or Lock ID Page command is input in the write disable status, commands are cancelled. And even in the write enable status, once Write command, Write Status Register command, Write ID Page command or Lock ID Page is executed, it gets in the write disable status. After power on, this IC is in write disable status.




Figure 38. Write Disable Command

(3) Read Command (READ)

By Read command, data of EEPROM can be read. As for this command, set CSB to Low, then input address after Instruction Code of Read command. This IC starts data output of the designated address. Data output is started from SCK fall of 23 clock, and from D7 to D0 sequentially. This IC has increment read function. After output of data for 1 byte (8bits), by continuing input of SCK, data of the next address can be read. Increment read can read all the addresses of EEPROM Array. After reading data of the most significant address, by continuing increment read, data of the least significant address is read.




Figure 39. Read Command

(4) Write Command (WRITE)

By Write command, data of EEPROM can be written. As for this command, set CSB to Low, then input address and data after Instruction Code of Write command. Then, by making CSB to High, the IC starts write operation. The write time of EEPROM requires time of t_{EW} (Max 4ms). To start write operation, set CSB Low to High after taking the last data (D0), and before the next SCK clock starts. At other timing, Write command is not executed, and this Write command is cancelled.

During write operation, other than Read Status Register command is not accepted.

This IC has Page Write function, and after input of data for 1 byte (8bits), by continuing data input without setting CSB High to Low, data up to 64 bytes can be written for one t_{EW} . In Page Write, the addressed lower 6 address bits are incremented internally at every time when data of 1 byte is inputted and data is written to respective addresses. When the data input exceeds the last address byte of the page, address rolls over to the first address byte of the same page. It is not recommended to input data over 64 bytes, it is recommended to input data in 64 bytes. In case of the data input over 64 bytes, it is explained in Table 10.




Figure 40. Write Command (Byte Write)




Figure 41. Write Command (Page Write)

(a) Page Write Function




Figure 42. EEPROM physical address for Page Write command (64Byte)

● In case of Page Write command with lower than 64 bytes data input

Table 9. Example of Page Write with 2 bytes data input

No.	4 bytes group	Group 0				Group 15			
	Addresses of Page 0	0000h	0001h	0002h	0003h	0004h	...	003Ch	003Dh	003Eh	003Fh
①	Previous Data	00h	01h	02h	03h	04h	...	3Ch	3Dh	3Eh	3Fh
②	Input data for Page Write (2 bytes)	AAh	55h	-	-	-	...	-	-	-	-
③	The Data after Write operation	AAh	55h	02h	03h	04h	...	3Ch	3Dh	3Eh	3Fh

No.① : These data are EEPROM data before Write operation.

No.② : Inputted 2 bytes data AAh, 55h from address 0000h.

No.③ : If Write operation is executed with the data of No.②, the data are changed from the data of No.① to the data of No.③.

The data of address 0000h, 0001h are changed to data AAh, 55h, the data of address 0002h, 0003h, the 4 bytes group of Group 0, are over-written to data 02h, 03h.

When Write command is cancelled, EEPROM data keep No.①.

● In case of Page Write command with more than 64 bytes data input

Table 10. Example of Page Write with 66 bytes data input

No.	4 bytes group	Group 0				Group 15			
	Addresses of Page 0	0000h	0001h	0002h	0003h	0004h	...	003Ch	003Dh	003Eh	003Fh
①	Previous Data	00h	01h	02h	03h	04h	...	3Ch	3Dh	3Eh	3Fh
②	Input data for Page Write (66 bytes)	55h	AAh	55h	AAh	55h	...	55h	AAh	55h	AAh
		FFh	00h	-	-	-	...	-	-	-	-
③	The Data after Write operation	FFh	00h	02h	03h	55h	...	55h	AAh	55h	AAh

No.① : These data are EEPROM data before Write operation.

No.② : Inputted 66 bytes data 55h, AAh, ..., 55h, AAh, FFh, 00h from address 0000h.

The data of address 0000h, 0001h are set to data 55h, AAh first. The data of address 0002h, 0003h are set to data 55h, AAh. After inputting data to Maximum byte (003Fh), the data address 0000h, 0001h are set to data FFh, 00h again. No data input to address 0002h, 0003h again.

No.③ : If Write operation is executed with the data of No.②, the data are changed from the data of No.① to the data of No.③.

The data of address 0000h, 0001h are changed to FFh, 00h inputted data later, not to 55h, AAh inputted data first. The data of address 0002h, 0003h, the 4 bytes group of Group 0, are over-written to 02h, 03h of Previous Data, not to 55h, AAh inputted data first. The data of other addresses are changed to 55h, AAh..., 55h, AAh.

When Write command is cancelled, EEPROM data keep No.①.

● Roll Over

In Page Write command, when data is set to the last address of a page (e.g. address "003Fh" of page 0), the next data will be set to the first address of the same page (e.g. address "0000h" of page 0). This is why Page Write address increment is available in the same page.

(5) Read Status Register Command (RDSR)

By Read Status register command, data of status register can be read. As for this command, set CSB to Low, then input Instruction Code of Read Status Register command. This IC starts data output of the status register. Data output is started from SCK fall of 7 clock, and from D7 to D0 sequentially. This IC has increment read function. After output of data for 1 byte (8bits), by continuing input of SCK, this IC repeats to output data of the status register. Even if in write operation, Read Status Register command can be executed.




Figure 43. Read Status Register Command

(6) Write Status Register Command (WRSR)

Write Status Register command can write status register data. The data can be written by this command are 3 bits, that is, WPEN (D7), BP1 (D3) and BP0 (D2) among 8 bits of status register. As for this command, set CSB to Low, and input Instruction Code of Write Status Register command, and input data. Then, by making CSB to High, this IC starts write operation. Write Time requires time of t_{EW} as same as Write command. As for CSB rise, start CSB after taking the last data bit (D0), and before the next SCK clock starts. At other timing, command is cancelled. To the write disabled block, write cannot be made, and only read can be made. During write operation, other than Read Status Register command is not accepted.




Figure 44. Write Status Register Command

(7) Read ID Page Command (RDID)

By Read ID Page command, data of ID Page can be read. As for this command, set CSB to Low, then input address after Instruction Code of Read ID Page command. Input address bit A10 as "0", other upper address bits A13 to A6 as "0". By inputting lower address bits A5 to A0, it is possible to address to 64 bytes ID Page. Data output is started from SCK fall of 23 clock, and from D7 to D0 sequentially. This IC has increment read function. After output of data for 1 byte (8bits), by continuing input of SCK, data of the next address can be read. After reading data of the most significant address of ID Page, by continuing increment read, data of the least significant address of ID Page is read.




Figure 45. Read ID Page Command

(8) Write ID Page Command (WRID)

By Write ID Page command, data of ID Page can be written. As for this command, set CSB to Low, then input address and data after Instruction Code of Write ID Page command. Input address bit A10 as "0", other upper address bits A13 to A6 as "0". By inputting lower address bits A5 to A0, it is possible to address to 64 bytes ID Page. Then, by making CSB to High, the IC starts write operation. To start write operation, set CSB Low to High after taking the last data (D0), and before the next SCK clock starts. At other timing, Write ID Page command is not executed, and this Write ID Page command is cancelled. The write time of EEPROM requires time of t_{EW} (Max 4ms).

During write operation, other than Read Status Register command is not accepted.

In case of Lock Status (LS) bit "1", Write ID Page command can't be executed.

Write ID Page command has Page Write Function same as Write command.




Figure 46. Write ID Page Command

(9) Read Lock Status Command (RDLS)

By Read Lock Status command, data of Lock Status can be read. As for this command, set CSB to Low, then input address after Instruction Code of Read Lock Status command. Input address bit A10 as "1", other address bits A13 to A0 as "0". Data output is started from SCK fall of 23 clock, and from D7 to D0 sequentially. The data D0 indicates Lock Status bit. The data D7 to D1 are Don't Care. This IC has increment read function. After output of data for 1 byte (8bits), by continuing input of SCK, this IC repeats to output data of the Lock Status byte. In case of Lock Status (LS) bit "1", ID Page is locked, Write ID Page command can't be executed. In case of LS bit "0", ID Page is released to lock, Write ID Page command can be executed.




Figure 47. Read Lock Status Command

(10) Lock ID Page Command (LID)

By Lock ID Page command, data of Lock Status can be written. In case of Lock Status (LS) bit "1", Lock ID Page command can't be executed permanently. As for this command, set CSB to Low, then input address and data after Instruction Code of Lock ID Page command. Input address bit A10 as "1", other address bits A13 to A0 as "0". The data D1 is for LS bit, other data bits are Don't Care. Then, by making CSB to High, the IC starts write operation. To start write operation, set CSB Low to High after taking the last data (D0), and before the next SCK clock starts. At other timing, Lock ID Page command is not executed, and this Lock ID Page command is cancelled. The write time of EEPROM requires time of t_{EW} (Max 4ms). During write operation, other than Read Status Register command is not accepted.




Figure 48. Lock ID Page Command

At Standby State

1. Standby Current

Set CSB = High, and be sure to set SCK, SI, WPB and HOLDB inputs = Low or High. Do not input intermediate electric potential.

2. Timing

As shown in Figure.49, at standby, when SCK is High, even if CSB is fallen, SI status is not read at fall edge. SI status is read at SCK rise edge after fall of CSB. At standby and at power ON/OFF, set CSB = High status.




Figure 49. Operating Timing

Method to cancel each command**1. READ, RDID, RDLs**

- Method to cancel : cancel by CSB = High




Figure 50. READ, RDID, RDLs Cancel Valid Timing

2. RDSR

- Method to cancel : cancel by CSB = High




Figure 51. RDSR Cancel Valid Timing

3. WRITE, WRID, LID

- a : Instruction Code, Address Input Area
Cancellation is available by CSB = High.
- b : Data Input Area (D7 to D1 input area)
Cancellation is available by CSB = High.
- c : Data Input Area (D0 area)
When CSB is started, write starts.
After CSB rise, cancellation cannot be made by any means.
- d : t_{EW} Area
Cancellation is available by CSB = High. However, when write starts (CSB is started) in the area c, cancellation cannot be made by any means.
And by inputting on SCK clock, cancellation cannot be made.
In page write mode, there is write enable area at every 8 clocks




Figure 52. WRITE, WRID, LID Cancel Valid Timing

Note 1) If V_{CC} is made OFF during write execution, designated address data is not guaranteed, therefore write it once again.

Note 2) If CSB is started at the same timing as that of the SCK rise, write execution / cancel becomes unstable, therefore, it is recommended to fall in SCK = Low area. As for SCK rise, assure timing of t_{CSS} / t_{CSH} or higher.

4. WRSR

- a : From Instruction code to 15th rising of SCK
Cancel by CSB = High.
- b : From 15th rising of SCK to 16th rising of SCK (write enable area)
When CSB is started, write starts.
- c : After 16th rising of SCK
Cancel by CSB = High.
However, when write starts (CSB is started) in the area b, cancellation cannot be made by any means.
And, by inputting on SCK clock, cancellation cannot be made.





Figure 53. WRSR Cancel Valid Timing

Note 1) If V_{CC} is made OFF during write execution, designated address data is not guaranteed, therefore write it once again.

Note 2) If CSB is started at the same timing as that of the SCK rise, write execution / cancel becomes unstable, therefore, it is recommended to fall in SCK = Low area. As for SCK rise, assure timing of t_{CSS} / t_{CSH} or higher.

5. WREN/WRDI

- a : From instruction code to 7th rising of SCK
Cancel by CSB = High.
- b : Cancellation is not available when CSB is started after 7th clock.




Figure 54. WREN/WRDI Cancel Valid Timing


High Speed Operation

In order to realize stable high speed operations, pay attention to the following input / output pin conditions.

1. Pull Up, Pull Down Resistance for Input Pins

When to attach pull up, pull down resistance to EEPROM input pins, select an appropriate value for the microcontroller V_{OLM} , I_{OLM} from V_{IL} characteristics of this IC.

2. Pull Up Resistance



- V_{ILE} : V_{IL} specifications of EEPROM
- V_{OLM} : V_{OL} specifications of Microcontroller
- I_{OLM} : I_{OL} specifications of Microcontroller

Figure 55. Pull Up Resistance

$$R_{PU} \geq \frac{V_{CC} - V_{OLM}}{I_{OLM}} \quad \dots \textcircled{1}$$

$$V_{OLM} \leq V_{ILE} \quad \dots \textcircled{2}$$

Example) When $V_{CC}=5V$, $V_{ILE}=1.5V$, $V_{OLM}=0.4V$, $I_{OLM}=2mA$, from the equation $\textcircled{1}$,


$$R_{PU} \geq \frac{5 - 0.4}{2 \times 10^{-3}}$$

$$\therefore R_{PU} \leq 2.3 \text{ [k}\Omega\text{]}$$

With the value of R_{PU} to satisfy the above equation, V_{OLM} becomes 0.4V or lower, and with $V_{ILE} (=1.5V)$, the equation $\textcircled{2}$ is also satisfied.

And, in order to prevent malfunction, mistake write at power ON/OFF, be sure to make CSB pull up.

3. Pull Down Resistance



- V_{IHE} : V_{IH} specifications of EEPROM
- V_{OHM} : V_{OH} specifications of Microcontroller
- I_{OHM} : I_{OH} specifications of Microcontroller

Figure 56. Pull Down Resistance

$$R_{PD} \geq \frac{V_{OHM}}{I_{OHM}} \quad \dots \textcircled{3}$$

$$V_{OHM} \geq V_{IHE} \quad \dots \textcircled{4}$$

Example) When $V_{CC}=5V$, $V_{OHM}=V_{CC}-0.5V$, $I_{OHM}=0.4mA$, $V_{IHE}=V_{CC} \times 0.7V$, from the equation $\textcircled{3}$

$$R_{PD} \geq \frac{5 - 0.5}{0.4 \times 10^{-3}}$$

$$\therefore R_{PD} \geq 11.3 \text{ [k}\Omega\text{]}$$

Further, by amplitude V_{IHE} , V_{ILE} of signal input to EEPROM, operation speed changes. By inputting signal of amplitude of V_{CC} / GND level to input, more stable high speed operations can be realized. On the contrary, when amplitude of $0.8V_{CC}$ / $0.2V_{CC}$ is input, operation speed becomes slow. ^(Note1)

In order to realize more stable high speed operation, it is recommended to make the values of R_{PU} , R_{PD} as large as possible, and make the amplitude of signal input to EEPROM close to the amplitude of V_{CC} / GND level.

(Note1) At this moment, operating timing guaranteed value is guaranteed.




Figure 57. V_{IL} dependency of Data Output Delay Time t_{PD}

4. SO Load Capacitance Condition

Load capacitance of SO Pin affects upon delay characteristic of SO output. (Data Output Delay Time, Time from HOLDB to High-Z) In order to make output delay characteristic into higher speed, make SO load capacitance small. In concrete, "Do not connect many devices to SO bus", "Make the wire between the controller and EEPROM short", and so forth.

5. Other Cautions

Make the wire length from the Microcontroller to EEPROM input signal same length, in order to prevent setup / hold violation to EEPROM, owing to difference of wire length of each input.

I/O Equivalence Circuit
1. Output Circuit




Figure 58. SO Output Equivalent Circuit

2. Input Circuit




Figure 59. CSB Input Equivalent Circuit




Figure 60. SCK Input Equivalent Circuit




Figure 61. SI Input Equivalent Circuit




Figure 62. HOLDB Input Equivalent Circuit




Figure 63. WPB Input Equivalent Circuit

Power-Up/Down Conditions

1. At power ON/OFF, set CSB = High (=Vcc).

When CSB is Low, this IC gets in input accept status (active). If power is turned on in this status, noises and the likes may cause malfunction, mistake write or so. To prevent these, at power ON, set CSB = High. (When CSB is in High status, all inputs are canceled.)




Figure 64. CSB Timing at power ON / OFF

(Good example) CSB Pin is pulled up to Vcc.

At power OFF, take 10ms or higher before supply. If power is turned on without observing this condition, the IC internal circuit may not be reset, which please note.

(Bad example) CSB Pin is Low at power ON/OFF.

In this case, CSB always becomes Low (active status), and EEPROM may have malfunction, mistake write owing to noises and the likes.

Even when CSB input is High-Z, the status becomes like this case, which please note.

2. POR Circuit

This IC has a POR (Power On Reset) circuit as mistake write countermeasure. After POR, it gets in write disable status. The POR circuit is valid only when power is ON, and does not work when power is OFF. When power is ON, if the recommended conditions of the following t_R , t_{OFF} , and V_{bot} are not satisfied, it may become write enable status owing to noises and the likes.




Figure 65. Rise Waveform

Table 11. Recommended conditions of t_R , t_{OFF} , V_{bot}

t_R	t_{OFF}	V_{bot}
10ms or below	10ms or higher	0.3V or below
100ms or below	10ms or higher	0.2V or below

3. LVCC Circuit

LVCC (VCC-Lockout) circuit prevents data rewrite operation at low supply voltage, and prevents wrong write.

At LVCC voltage (Typ. =1.9V) or below, it prevent data rewrite.

Noise Countermeasures

1. Vcc Noise (bypass capacitor)

When noise or surge gets in the power source line, malfunction may occur, therefore, for removing these, it is recommended to attach a bypass capacitor (0.1 μ F) between IC Vcc and GND. At that moment, attach it as close to IC as possible. And, it is also recommended to attach a bypass capacitor between board Vcc and GND.

2. SCK Noise

When the rise time (t_{RC}) of SCK is long, and a certain degree or more of noise exists, malfunction may occur owing to clock bit displacement. To avoid this, a Schmitt trigger circuit is built in SCK input. The hysteresis width of this circuit is set about 0.2V, if noises exist at SCK input, set the noise amplitude 0.2Vp-p or below. And it is recommended to set the rise time (t_{RC}) of SCK 100ns or below. In the case when the rise time is 100ns or higher, take sufficient noise countermeasures. Make the clock rise, fall time as small as possible.

3. WPB Noise

During execution of Write Status Register command, if there exist noises on WPB pin, mistake in recognition may occur and forcible cancellation may result, which please note. To avoid this, a Schmitt trigger circuit is built in WPB input. In the same manner, a Schmitt trigger circuit is built in CSB input, SI input and HOLDB input too.

Operational Notes

1. Reverse Connection of Power Supply

Connecting the power supply in reverse polarity can damage the IC. Take precautions against reverse polarity when connecting the power supply, such as mounting an external diode between the power supply and the IC's power supply pins.

2. Power Supply Lines

Design the PCB layout pattern to provide low impedance supply lines. Separate the ground and supply lines of the digital and analog blocks to prevent noise in the ground and supply lines of the digital block from affecting the analog block. Furthermore, connect a capacitor to ground at all power supply pins. Consider the effect of temperature and aging on the capacitance value when using electrolytic capacitors.

3. Ground Voltage

Ensure that no pins are at a voltage below that of the ground pin at any time, even during transient condition.

4. Ground Wiring Pattern

When using both small-signal and large-current ground traces, the two ground traces should be routed separately but connected to a single ground at the reference point of the application board to avoid fluctuations in the small-signal ground caused by large currents. Also ensure that the ground traces of external components do not cause variations on the ground voltage. The ground lines must be as short and thick as possible to reduce line impedance.

5. Thermal Consideration

Should by any chance the power dissipation rating be exceeded the rise in temperature of the chip may result in deterioration of the properties of the chip. The absolute maximum rating of the Pd stated in this specification is when the IC is mounted on a 70mm x 70mm x 1.6mm glass epoxy board. In case of exceeding this absolute maximum rating, increase the board size and copper area to prevent exceeding the Pd rating.

6. Recommended Operating Conditions

These conditions represent a range within which the expected characteristics of the IC can be approximately obtained. The electrical characteristics are guaranteed under the conditions of each parameter.

7. Inrush Current

When power is first supplied to the IC, it is possible that the internal logic may be unstable and inrush current may flow instantaneously due to the internal powering sequence and delays, especially if the IC has more than one power supply. Therefore, give special consideration to power coupling capacitance, power wiring, width of ground wiring, and routing of connections.

8. Operation Under Strong Electromagnetic Field

Operating the IC in the presence of a strong electromagnetic field may cause the IC to malfunction.

9. Testing on Application Boards

When testing the IC on an application board, connecting a capacitor directly to a low-impedance output pin may subject the IC to stress. Always discharge capacitors completely after each process or step. The IC's power supply should always be turned off completely before connecting or removing it from the test setup during the inspection process. To prevent damage from static discharge, ground the IC during assembly and use similar precautions during transport and storage.

10. Inter-pin Short and Mounting Errors

Ensure that the direction and position are correct when mounting the IC on the PCB. Incorrect mounting may result in damaging the IC. Avoid nearby pins being shorted to each other especially to ground, power supply and output pin. Inter-pin shorts could be due to many reasons such as metal particles, water droplets (in very humid environment) and unintentional solder bridge deposited in between pins during assembly to name a few.

Operational Notes – continued**11. Unused Input Pins**

Input pins of an IC are often connected to the gate of a MOS transistor. The gate has extremely high impedance and extremely low capacitance. If left unconnected, the electric field from the outside can easily charge it. The small charge acquired in this way is enough to produce a significant effect on the conduction through the transistor and cause unexpected operation of the IC. So unless otherwise specified, unused input pins should be connected to the power supply or ground line.

12. Regarding the Input Pin of the IC

In the construction of this IC, P-N junctions are inevitably formed creating parasitic diodes or transistors. The operation of these parasitic elements can result in mutual interference among circuits, operational faults, or physical damage. Therefore, conditions which cause these parasitic elements to operate, such as applying a voltage to an input pin lower than the ground voltage should be avoided. Furthermore, do not apply a voltage to the input pins when no power supply voltage is applied to the IC. Even if the power supply voltage is applied, make sure that the input pins have voltages within the values specified in the electrical characteristics of this IC.

Part Numbering

B	R	2	5	H	1	2	8	x	x	x	-	2	A	C	x	x
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

BUS Type

25 : SPI

Operating Temperature / Voltage

H : -40°C to +125°C / 2.5V to 5.5V

Capacity

128 : 128Kbit

Package

FVT : TSSOP-B8, F : SOP8, FJ : SOP-J8

2 : Process Code

A : Revision

C : For Automotive Application


Packaging and Forming Specification

E2 : Embossed tape and reel


Lineup

Capacity	Package		Orderable Part Number
	Type	Quantity	
128Kbit	TSSOP-B8	Reel of 3000	BR25H128FVT -2ACE2
	SOP8	Reel of 2500	BR25H128F -2ACE2
	SOP-J8	Reel of 2500	BR25H128FJ -2ACE2


Physical Dimension, Tape and Reel Information






Physical Dimensions, Tape and Reel Information - continued



Physical Dimensions, Tape and Reel Information - continued



Marking Diagrams (TOP VIEW)



Revision History

Date	Revision	Changes
18.Aug.2014	001	New Release

Notice

Precaution on using ROHM Products

1. If you intend to use our Products in devices requiring extremely high reliability (such as medical equipment ^(Note 1), aircraft/spacecraft, nuclear power controllers, etc.) and whose malfunction or failure may cause loss of human life, bodily injury or serious damage to property ("Specific Applications"), please consult with the ROHM sales representative in advance. Unless otherwise agreed in writing by ROHM in advance, ROHM shall not be in any way responsible or liable for any damages, expenses or losses incurred by you or third parties arising from the use of any ROHM's Products for Specific Applications.

(Note1) Medical Equipment Classification of the Specific Applications

JAPAN	USA	EU	CHINA
CLASS III	CLASS III	CLASS II b	CLASS III
CLASS IV		CLASS III	

2. ROHM designs and manufactures its Products subject to strict quality control system. However, semiconductor products can fail or malfunction at a certain rate. Please be sure to implement, at your own responsibilities, adequate safety measures including but not limited to fail-safe design against the physical injury, damage to any property, which a failure or malfunction of our Products may cause. The following are examples of safety measures:
 - [a] Installation of protection circuits or other protective devices to improve system safety
 - [b] Installation of redundant circuits to reduce the impact of single or multiple circuit failure
3. Our Products are not designed under any special or extraordinary environments or conditions, as exemplified below. Accordingly, ROHM shall not be in any way responsible or liable for any damages, expenses or losses arising from the use of any ROHM's Products under any special or extraordinary environments or conditions. If you intend to use our Products under any special or extraordinary environments or conditions (as exemplified below), your independent verification and confirmation of product performance, reliability, etc. prior to use, must be necessary:
 - [a] Use of our Products in any types of liquid, including water, oils, chemicals, and organic solvents
 - [b] Use of our Products outdoors or in places where the Products are exposed to direct sunlight or dust
 - [c] Use of our Products in places where the Products are exposed to sea wind or corrosive gases, including Cl₂, H₂S, NH₃, SO₂, and NO₂
 - [d] Use of our Products in places where the Products are exposed to static electricity or electromagnetic waves
 - [e] Use of our Products in proximity to heat-producing components, plastic cords, or other flammable items
 - [f] Sealing or coating our Products with resin or other coating materials
 - [g] Use of our Products without cleaning residue of flux (even if you use no-clean type fluxes, cleaning residue of flux is recommended); or Washing our Products by using water or water-soluble cleaning agents for cleaning residue after soldering
 - [h] Use of the Products in places subject to dew condensation
4. The Products are not subject to radiation-proof design.
5. Please verify and confirm characteristics of the final or mounted products in using the Products.
6. In particular, if a transient load (a large amount of load applied in a short period of time, such as pulse. is applied, confirmation of performance characteristics after on-board mounting is strongly recommended. Avoid applying power exceeding normal rated power; exceeding the power rating under steady-state loading condition may negatively affect product performance and reliability.
7. De-rate Power Dissipation depending on ambient temperature. When used in sealed area, confirm that it is the use in the range that does not exceed the maximum junction temperature.
8. Confirm that operation temperature is within the specified range described in the product specification.
9. ROHM shall not be in any way responsible or liable for failure induced under deviant condition from what is defined in this document.

Precaution for Mounting / Circuit board design

1. When a highly active halogenous (chlorine, bromine, etc.) flux is used, the residue of flux may negatively affect product performance and reliability.
2. In principle, the reflow soldering method must be used on a surface-mount products, the flow soldering method must be used on a through hole mount products. If the flow soldering method is preferred on a surface-mount products, please consult with the ROHM representative in advance.

For details, please refer to ROHM Mounting specification

Precautions Regarding Application Examples and External Circuits

1. If change is made to the constant of an external circuit, please allow a sufficient margin considering variations of the characteristics of the Products and external components, including transient characteristics, as well as static characteristics.
2. You agree that application notes, reference designs, and associated data and information contained in this document are presented only as guidance for Products use. Therefore, in case you use such information, you are solely responsible for it and you must exercise your own independent verification and judgment in the use of such information contained in this document. ROHM shall not be in any way responsible or liable for any damages, expenses or losses incurred by you or third parties arising from the use of such information.

Precaution for Electrostatic

This Product is electrostatic sensitive product, which may be damaged due to electrostatic discharge. Please take proper caution in your manufacturing process and storage so that voltage exceeding the Products maximum rating will not be applied to Products. Please take special care under dry condition (e.g. Grounding of human body / equipment / solder iron, isolation from charged objects, setting of Ionizer, friction prevention and temperature / humidity control).

Precaution for Storage / Transportation

1. Product performance and soldered connections may deteriorate if the Products are stored in the places where:
 - [a] the Products are exposed to sea winds or corrosive gases, including Cl₂, H₂S, NH₃, SO₂, and NO₂
 - [b] the temperature or humidity exceeds those recommended by ROHM
 - [c] the Products are exposed to direct sunshine or condensation
 - [d] the Products are exposed to high Electrostatic
2. Even under ROHM recommended storage condition, solderability of products out of recommended storage time period may be degraded. It is strongly recommended to confirm solderability before using Products of which storage time is exceeding the recommended storage time period.
3. Store / transport cartons in the correct direction, which is indicated on a carton with a symbol. Otherwise bent leads may occur due to excessive stress applied when dropping of a carton.
4. Use Products within the specified time after opening a humidity barrier bag. Baking is required before using Products of which storage time is exceeding the recommended storage time period.

Precaution for Product Label

A two-dimensional barcode printed on ROHM Products label is for ROHM's internal use only.

Precaution for Disposition

When disposing Products please dispose them properly using an authorized industry waste company.

Precaution for Foreign Exchange and Foreign Trade act

Since concerned goods might be fallen under listed items of export control prescribed by Foreign exchange and Foreign trade act, please consult with ROHM in case of export.

Precaution Regarding Intellectual Property Rights

1. All information and data including but not limited to application example contained in this document is for reference only. ROHM does not warrant that foregoing information or data will not infringe any intellectual property rights or any other rights of any third party regarding such information or data.
2. ROHM shall not have any obligations where the claims, actions or demands arising from the combination of the Products with other articles such as components, circuits, systems or external equipment (including software).
3. No license, expressly or implied, is granted hereby under any intellectual property rights or other rights of ROHM or any third parties with respect to the Products or the information contained in this document. Provided, however, that ROHM will not assert its intellectual property rights or other rights against you or your customers to the extent necessary to manufacture or sell products containing the Products, subject to the terms and conditions herein.

Other Precaution

1. This document may not be reprinted or reproduced, in whole or in part, without prior written consent of ROHM.
2. The Products may not be disassembled, converted, modified, reproduced or otherwise changed without prior written consent of ROHM.
3. In no event shall you use in any way whatsoever the Products and the related technical information contained in the Products or this document for any military purposes, including but not limited to, the development of mass-destruction weapons.
4. The proper names of companies or products described in this document are trademarks or registered trademarks of ROHM, its affiliated companies or third parties.

General Precaution

1. Before you use our Products, you are requested to carefully read this document and fully understand its contents. ROHM shall not be in any way responsible or liable for failure, malfunction or accident arising from the use of any ROHM's Products against warning, caution or note contained in this document.
2. All information contained in this document is current as of the issuing date and subject to change without any prior notice. Before purchasing or using ROHM's Products, please confirm the latest information with a ROHM sales representative.
3. The information contained in this document is provided on an "as is" basis and ROHM does not warrant that all information contained in this document is accurate and/or error-free. ROHM shall not be in any way responsible or liable for any damages, expenses or losses incurred by you or third parties resulting from inaccuracy or errors of or concerning such information.

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

[ROHM Semiconductor:](#)

[BR25H128FVT-2ACE2](#) [BR25H128FJ-2ACE2](#) [BR25H128F-2ACE2](#)