Dual J-K Flip-Flop with Reset

High–Performance Silicon–Gate CMOS

The MC74HC73A is identical in pinout to the LS73. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs.

Each flip-flop is negative-edge clocked and has an active-low asynchronous reset.

The MC74HC73A is identical in function to the HC107, but has a different pinout.

Features

- Output Drive Capability: 10 LSTTL Loads
- Outputs Directly Interface to CMOS, NMOS, and TTL
- Operating Voltage Range: 2.0 to 6.0 V
- Low Input Current: 1.0 µA
- High Noise Immunity Characteristic of CMOS Devices
- In Compliance with the JEDEC Standard No. 7.0 A Requirements
- Chip Complexity: 92 FETs or 23 Equivalent Gates
- NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable
- These are Pb–Free Devices

14

LOGIC DIAGRAM



| $J1 \xrightarrow{14} CLOCK 1 \xrightarrow{1} C$ | 12 Q1 | CLOC RESE |
|---|--------------|--------------|
| K1 | <u>13</u> Q1 | |
| RESET 1 | | CLOC |
| J2 | 9 Q2 | RESE |
| CLOCK 2 - 5 10 | 8 <u>Q2</u> | |
| К2 | Q2 | |
| RESET 2 | | |



FUNCTION TABLE

| Inputs | | | | Out | puts |
|--------|--------|---|---|-----------|-------|
| Reset | Clock | J | Κ | Q | Ø |
| L | Х | Х | Х | L | Н |
| н | \sim | L | L | No Change | |
| н | \sim | L | Н | L | H |
| н | ~_ | Н | L | н | L |
| н | ~ | Н | Н | Toggle | |
| н | L | Х | Х | No C | nange |
| н | Н | Х | Х | No Change | |
| н | _ | Х | Х | No C | nange |


| CLOCK 1 | 1• | 14 | J J1 |
|-------------------|----|----|----------|
| RESET 1 | 2 | 13 | <u>0</u> |
| к1 🛙 | 3 | 12 | D Q1 |
| V _{CC} [| 4 | 11 | GND |
| CLOCK 2 | 5 | 10 |] к2 |
| RESET 2 | 6 | 9 |] Q2 |
| J2 [| 7 | 8 | |
| | | | 1 |



ON Semiconductor®

www.onsemi.com

MARKING DIAGRAMS



= Year YY, Y WW, W = Work Week

G or ■ = Pb-Free Package (Note: Microdot may be in either location)

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 5 of this data sheet.

MAXIMUM RATINGS

| Symbol | Parameter | Value | Unit |
|------------------|---|--------------------------------|------|
| V _{CC} | DC Supply Voltage (Referenced to GND) | – 0.5 to + 7.0 | V |
| V _{in} | DC Input Voltage (Referenced to GND) | – 1.5 to V _{CC} + 1.5 | V |
| V _{out} | DC Output Voltage (Referenced to GND) | -0.5 to V_CC + 0.5 | V |
| l _{in} | DC Input Current, per Pin | ± 20 | mA |
| I _{out} | DC Output Current, per Pin | ± 25 | mA |
| I _{CC} | DC Supply Current, V_{CC} and GND Pins | ± 50 | mA |
| PD | Power Dissipation in Still Air SOIC Package† | 500 | mW |
| T _{stg} | Storage Temperature | – 65 to + 150 | °C |
| TL | Lead Temperature, 1 mm from Case for 10 Seconds | | °C |
| | (PSOIC Package) | 260 | |

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high–impedance circuit. For proper operation, V_{in} and V_{out} should be constrained to the range GND $\leq (V_{in} \text{ or } V_{out}) \leq V_{CC}$.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V_{CC}). Unused outputs must be left open.

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

+Derating — SOIC Package: - 7 mW/°C from 65° to 125°C

RECOMMENDED OPERATING CONDITIONS

| Symbol | Parameter | | | Max | Unit |
|------------------------------------|--|---|-------------|--------------------|------|
| V _{CC} | DC Supply Voltage (Referenced to GND) | | | 6.0 | V |
| V _{in} , V _{out} | DC Input Voltage, Output Voltage (Referenced to GND) | | | V _{CC} | V |
| T _A | Operating Temperature, All Package Types | | | + 125 | °C |
| t _r , t _f | (Figure 1) V | _{CC} = 2.0 V _{CC} = 4.5 V _{CC} = 6.0 V | 0 0 0 | 1000 500 400 | ns |

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)

| | | | | Gu | aranteed Li | mit | |
|-----------------|---|--|----------------------|--------------------|--------------------|--------------------|------|
| Symbol | Parameter | Test Conditions | V _{CC} V | – 55 to 25°C | ≤ 85°C | ≤ 125°C | Unit |
| V _{IH} | Minimum High-Level Input Voltage | $\label{eq:Vout} \begin{split} V_{out} &= 0.1 \text{ V or } V_{CC} - 0.1 \text{ V} \\ I_{out} &\leq 20 \ \mu\text{A} \end{split}$ | 2.0 4.5 6.0 | 1.5 3.15 4.2 | 1.5 3.15 4.2 | 1.5 3.15 4.2 | V |
| V _{IL} | Maximum Low–Level Input Voltage | $\label{eq:Vout} \begin{split} V_{out} &= 0.1 \text{ V or } V_{CC} - 0.1 \text{ V} \\ I_{out} &\leq 20 \ \mu\text{A} \end{split}$ | 2.0 4.5 6.0 | 0.3 0.9 1.2 | 0.3 0.9 1.2 | 0.3 0.9 1.2 | V |
| V _{OH} | Minimum High–Level Output Voltage | $V_{in} = V_{IH} \text{ or } V_{IL}$ $ I_{out} \le 20 \ \mu A$ | 2.0 4.5 6.0 | 1.9 4.4 5.9 | 1.9 4.4 5.9 | 1.9 4.4 5.9 | V |
| | | | 4.5 6.0 | 3.98 5.48 | 3.84 5.34 | 3.70 5.20 | |
| V _{OL} | Maximum Low–Level Output Voltage | $V_{in} = V_{IH} \text{ or } V_{IL}$ $ I_{out} \le 20 \ \mu\text{A}$ | 2.0 4.5 6.0 | 0.1 0.1 0.1 | 0.1 0.1 0.1 | 0.1 0.1 0.1 | V |
| | | $ \begin{aligned} V_{\text{in}} = V_{\text{IH}} \text{ or } V_{\text{IL}} & I_{\text{out}} \leq 4.0 \text{ mA} \\ I_{\text{out}} \leq 5.2 \text{ mA} \end{aligned} $ | 4.5 6.0 | 0.26 0.26 | 0.33 0.33 | 0.40 0.40 | |
| l _{in} | Maximum Input Leakage Current | $V_{in} = V_{CC}$ or GND | 6.0 | ± 0.1 | ± 1.0 | ± 1.0 | μA |
| I _{CC} | Maximum Quiescent Supply Current (per Package) | $V_{in} = V_{CC} \text{ or } GND$ $I_{out} = 0 \ \mu A$ | 6.0 | 4 | 40 | 80 | μA |

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

MC74HC73A

| Symbol | | | Guaranteed Limit | | | |
|--|---|----------------------|------------------------|----------------------|-----------------|------|
| | Parameter | V _{CC} V | – 55 to 25°C | ≤ 85°C | ≤ 125°C | Unit |
| f _{max} | Maximum Clock Frequency (50% Duty Cycle) (Figures 1 and 4) | 2.0 4.5 6.0 | 6.0 30 35 | 4.8 24 28 | 4.0 20 24 | MHz |
| t _{PLH} , t _{PHL} | Maximum Propagation Delay, Clock to Q or Q (Figures 1 and 4) | 2.0 4.5 6.0 | 125 25 21 | 155 31 26 | 190 38 32 | ns |
| t _{PLH} , t _{PHL} | Maximum Propagation Delay, Reset to Q or \overline{Q} (Figures 2 and 4) | 2.0 4.5 6.0 | 155 31 26 | 195 39 33 | 235 47 40 | ns |
| t _{TLH} , t _{THL} | Maximum Output Transition Time, Any Output (Figures 1 and 4) | 2.0 4.5 6.0 | 75 15 13 | 95 19 16 | 110 22 19 | ns |
| C _{in} | Maximum Input Capacitance | — | 10 | 10 | 10 | pF |
| | Typical @ 25°C, V | | @ 25°C, V _C | _C = 5.0 V | | |
| C _{PD} | Power Dissipation Capacitance (Per Flip–Flop)* | | | 35 | | pF |

AC ELECTRICAL CHARACTERISTICS ($C_L = 50 \text{ pF}$, Input $t_r = t_f = 6 \text{ ns}$)


* Used to determine the no–load dynamic power consumption: $P_D = C_{PD} V_{CC}^2 f + I_{CC} V_{CC}$.

TIMING REQUIREMENTS (Input t_r = t_f = 6 ns)

| | | | Gu | aranteed Li | mit | |
|---------------------------------|--|----------------------|--------------------|--------------------|--------------------|------|
| Symbol | Parameter | V _{CC} V | – 55 to 25°C | ≤ 85°C | ≤ 125°C | Unit |
| t _{su} | Minimum Setup Time, J or K to Clock (Figure 3) | 2.0 4.5 6.0 | 100 20 17 | 125 25 21 | 150 30 26 | ns |
| t _h | Minimum Hold Time, Clock to J or K (Figure 3) | 2.0 4.5 6.0 | 3 3 3 | 3 3 3 | 3 3 3 | ns |
| t _{rec} | Minimum Recovery Time, Reset Inactive to Clock (Figure 2) | 2.0 4.5 6.0 | 100 20 17 | 125 25 21 | 150 30 26 | ns |
| t _w | Minimum Pulse Width, Clock (Figure 1) | 2.0 4.5 6.0 | 80 16 14 | 100 20 17 | 120 24 20 | ns |
| t _w | Minimum Pulse Width, Reset (Figure 2) | 2.0 4.5 6.0 | 80 16 14 | 100 20 17 | 120 24 20 | ns |
| t _r , t _f | Maximum Input Rise and Fall Times (Figure 1) | 2.0 4.5 6.0 | 1000 500 400 | 1000 500 400 | 1000 500 400 | ns |

MC74HC73A

SWITCHING WAVEFORMS








Figure 2.








*Includes all probe and jig capacitance

Figure 4.

EXPANDED LOGIC DIAGRAM



ORDERING INFORMATION


| Device | Package | Shipping [†] |
|-----------------|-----------------------|-----------------------|
| MC74HC73ADG | SOIC-14 (Pb-Free) | 55 Units / Rail |
| MC74HC73ADR2G | SOIC-14 (Pb-Free) | 2500 / Tape & Reel |
| NLV74HC73ADR2G* | SOIC-14 (Pb-Free) | 2500 / Tape & Reel |
| MC74HC73ADTG | TSSOP-14 (Pb-Free) | 96 Units / Tube |
| MC74HC73ADTR2G | TSSOP-14 (Pb-Free) | 2500 / Tape & Reel |

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.
 *NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC–Q100 Qualified and PPAP

Capable.

PACKAGE DIMENSIONS

TSSOP-14 CASE 948G **ISSUE B**




NOTES:

DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 CONTROLLING DIMENSION: MILLIMETER.
 DIMENSION A DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS.
 MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.
 DIMENSION B DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION.
 INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 (0.010) PER SIDE.
 DIMENSION K DOES NOT INCLUDE DAMBAR PROTRUSION ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE K DIMENSION AT MAXIMUM MATERIAL CONDITION.
 TERLEAD FLASH DA DE ADE TO DE

REFERENCE ONLY.
7. DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE -W-.

| | MILLIMETERS | | INC | HES | |
|-----|-------------|------|---------------|-------|--|
| DIM | MIN | MAX | MIN | MAX | |
| Α | 4.90 | 5.10 | 0.193 | 0.200 | |
| В | 4.30 | 4.50 | 0.169 | 0.177 | |
| С | | 1.20 | | 0.047 | |
| D | 0.05 | 0.15 | 0.002 | 0.006 | |
| F | 0.50 | 0.75 | 0.020 | 0.030 | |
| G | 0.65 | BSC | 3SC 0.026 BSC | | |
| н | 0.50 | 0.60 | 0.020 | 0.024 | |
| L | 0.09 | 0.20 | 0.004 | 0.008 | |
| J1 | 0.09 | 0.16 | 0.004 | 0.006 | |
| κ | 0.19 | 0.30 | 0.007 | 0.012 | |
| K1 | 0.19 | 0.25 | 0.007 | 0.010 | |
| L | 6.40 | | 0.252 BSC | | |
| Μ | 0 ° | 8 ° | 0 ° | 8 ° | |


SOLDERING FOOTPRINT*



*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

MC74HC73A

PACKAGE DIMENSIONS



"For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and the use are registered trademarks of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries. SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC broducts for any such unintended or unauthorized application. Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regard

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81–3–5817–1050 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

ON Semiconductor: MC74HC73ADG MC74HC73ADR2G MC74HC73ADTG MC74HC73ADTR2G