



2 W stereo audio power amplifier with ground-referenced headphone driver

Features

- \blacksquare 2 W output power into 4 Ω load per channel
- 125 mW into 16 Ω load ground-referenced stereo headphone driver
- Four-step gain settings on speaker path
- 3 levels of 3D effect on speaker path
- PC-beep input system detection
- ±8 kV HBM ESD-protected headphone outputs
- Pop and click reduction circuitry
- 32-pin 5 x 5 mm QFN package
- Thermal shutdown and output short-circuit protection^(a)

Applications

- Laptop/notebook computers
- Portable audio devices

Description

The TS4982 features a stereo loudspeaker driver and a ground-referenced stereo headphone driver. An independent standby mode pin allows the TS4982 to simultaneously drive both output drivers. Operating on a single 5 V supply, the TS4982 delivers 2 W (typ.) output power into a 4 Ω load at 1% THD+N.

The TS4982 features a PC beep input, three levels of 3D stereo enhancement and 4-step gain control using two digital input pins. Minimum external components make the TS4982 well-suited for notebook and other hand-held sound equipment. It also has an internal thermal shutdown (150° C) and output short circuit protection mechanism.

June 2009 Doc ID 14527 Rev 2 1/31

TS4982 - QFN 32 Pinout (top view) 20 25 16 26 15 27 14 28 K982 13 CPVSS 29 12 CP-30 11 CPGNE 31 10 CP+ 32 9 CPVCC **Block diagram** STEREO AUDIO INPUT PC BEEP & STEREO HEADPHONE 26 CHARGE BIAS

a. Patented US#: 2009/0102561, EP#: 1978636

Contents TS4982

Contents

1	Abso	olute maximum ratings and operating conditions	3
2	Туріс	cal application	5
3	Elect	rical characteristics	7
	3.1	Electrical characteristics tables	7
	3.2	Electrical characteristic curves	9
4	Appli	ication information	۱ . 16
	4.1	General description	. 16
	4.2	Loudspeaker BTL configuration principle	. 16
	4.3	Power dissipation and efficiency	. 17
	4.4	Loudspeaker 3D effect enhancement	. 19
	4.5	Low frequency response	. 19
	4.6	Gain settings	. 20
	4.7	PC beep	. 21
	4.8	Decoupling and charge pump capacitors	. 22
		4.8.1 Decoupling capacitors Cs and Cb	. 22
		4.8.2 Charge pump capacitors Cp and Cps	. 23
	4.9	Wake-up time	. 23
	4.10	Standby time	. 24
	4.11	Pop & click	. 24
SO,	4.12	Headphone jack detection	. 24
O	4.13	PCB layout recommendations	. 25
5	Pack	age information	. 26
	5.1	QFN32 package information	. 27
6	Orde	ring information	. 29
7	Revis	sion history	. 30



1 Absolute maximum ratings and operating conditions

Table 1. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V _{CC} PV _{CCL} PV _{CCR} HPV _{CC} CPV _{CC}	Supply voltage ⁽¹⁾	6	V
V _{in}	Input voltage Loudspeaker inputs Headphone inputs V _{HDEN} = V _{IH} V _{HDEN} = V _{IL}	-0.3 to V_{CC} + 0.3 -3 to 3 -0.3 to V_{CC} + 0.3	5
T _{oper}	Operating free-air temperature range	-40 to + 85	°C
T _{stg}	Storage temperature	-65 to +150	°C
T _j	Maximum junction temperature	150	°C
R _{thja}	Thermal resistance junction to ambient (2)	80	°C/W
P _d	Power dissipation	Internally limited ⁽³⁾	
ESD	HBM: human body model All pins except headphone outputs ⁽⁴⁾ Headphone output pins (LHP, RHP) ⁽⁵⁾	2 8	kV
	MM: machine model ⁽⁶⁾	200	V
	CDM: charged device model ⁽⁷⁾	1500	V
Latch-up	Latch-up immunity	200	mA
200	Lead temperature (soldering, 10 sec)	260	°C

- 1. All voltage values are measured with respect to the ground pin.
- 2. Device is protected in case of over-temperature by a thermal shutdown active at 150° C.
- 3. Exceeding the power derating curves during a long period can cause abnormal operation.
- 4. Human body model: a 100 pF capacitor is charged to the specified voltage, then discharged through a 1.5 kΩ resistor between two pins of the device. This is done for all couples of connected pin combinations while the other pins are floating.
- 5. Human body model: a 100 pF capacitor is charged to the specified voltage, then discharged through a 1.5 k Ω resistor between two pins of the device. This is done between headphone output pins, between headphone output pins and V_{CC}, GND. The other pins are floating.
- 6. Machine model: a 200 pF capacitor is charged to the specified voltage, then discharged directly between two pins of the device with no external series resistor (internal resistor < 5 Ω). This is done for all couples of connected pin combinations while the other pins are floating.
- 7. Charged device model: all pins and package are charged together to the specified voltage and then discharged directly to ground through only one pin.



Table 2. Operating conditions

Symbol	Parameter	Value	Unit
V _{CC} PV _{CCL} PV _{CCR}	Common power supply voltage ⁽¹⁾ Left channel loudspeaker amplifier power supply Right channel loudspeaker amplifier power supply	4.5 to 5.5	V
HPV _{CC} CPV _{CC}	Headphone supply voltage ⁽²⁾ Negative charge pump supply voltage	3 to V _{CC}	V
R _L	Load resistor Speaker output Headphone output	≥ 4 ≥ 16	Ω
T _{oper}	Operating free-air temperature range	-40 to +85	°C
V _{IH}	High-level input voltage 3D0, 3D1, G0, G1, HDEN, SPKREN pin ⁽³⁾	2.0 ≤ V _{IH} ≤ V _{CC}	5 \v
V _{IL}	Low-level input voltage 3D0, 3D1, G0, G1, HDEN, SPKREN pin ⁽³⁾	GND ≤ V _{IL} ≤ 0.8	V
R _{thja}	Thermal resistance junction to ambient ⁽⁴⁾	25	°C/W

- 1. V_{CC}, PV_{CCL} and PV_{CCR} must be shorted or at the same voltage.
- 2. $\mbox{HPV}_{\mbox{CC}}$ and $\mbox{CPV}_{\mbox{CC}}$ must be shorted or at the same voltage.
- 3. Any digital pins (3D0, 3D1, G0, G1, SPKREN, HDEN) must not be left floating.
- 4. With 4-layer PCB.

Table 3. Operating modes

		- p	,			
	SPKREN	HDEN	V _{SPKREN}	V _{HDEN}	Speaker amplifier	Headphone amplifier
	0	0	V_{IL}	V_{IL}	ENABLED	DISABLED (standby)
	0	7(),	V _{IL}	V_{IH}	ENABLED	ENABLED
	1	0	V _{IH}	V _{IL}	DISABLED (standby)	DISABLED (standby)
	1	1	V _{IH}	V _{IH}	DISABLED (standby)	ENABLED
10	10					
,5016						

TS4982 **Typical application**

Typical application 2

Figure 1. Typical application schematics




Table 4. **External component description**

Components	Value	Functional description
Cs, Cps	1μF	Supply decoupling capacitor that provides power supply filtering.
Cb	1μF	Bypass decoupling capacitor that provides half-supply filtering.
Cin	1μF	Input coupling capacitors that block the DC voltage at the amplifier input terminal. The capacitors also form a high-pass filter with Zin.
Cinbeep	47nF	Input coupling capacitors that block the DC voltage at the PCBEEP input terminal. The capacitors also form a high-pass filter with Rin.
Rin	47kΩ	Inverting input resistor for PCBEEP input. Together with the internal 47 k Ω feedback resistor the PC beep input gain can be adjusted to change a voltage detection level.
Ср	1μF	Flying capacitor for the negative charge pump.

Typical application TS4982

Table 5. Pin descriptions

Table 5.	Pin descrip	אוטווא	
Pin number	Pin name	I/O/P ⁽¹⁾	Pin description
1	3D1	I	3D effect MSB input pin
2	LRIN	I	Right channel loudspeaker amplifier input
3	LLIN	I	Left channel loudspeaker amplifier input
4	BEEP	I	PC BEEP input
5	PGND	Р	Loudspeaker amplifier power ground
6	LOUT+	0	Left channel loudspeaker positive output
7	LOUT-	0	Left channel loudspeaker negative output
8	PVCC	Р	Loudspeaker amplifier power supply
9	CPVCC	Р	Charge pump power supply
10	CP+	I/O	Charge pump flying capacitor positive pin
11	CPGND	Р	Charge pump ground
12	CP-	I/O	Charge pump flying capacitor negative pin
13	CPVSS	Р	Charge pump output, must be shorted to PVSS
14	PVSS	Р	Headphone amplifier negative power supply, must be shorted to CPVSS, no external supply allowed
15	RHP	0	Right channel headphone output
16	LHP	0	Left channel headphone output
17	HPVCC	Р	Headphone amplifier positive power supply
18	PVCC	Р	Loudspeaker amplifier power supply
19	ROUT-	0	Right channel loudspeaker negative output
20	ROUT+	0	Left channel loudspeaker positive output
21	PGND	P	Loudspeaker amplifier power ground
22	HDEN	I	Headphone standby input pin
23	SPKREN	I	Loudspeaker standby input pin,
24	BYP	I	Common mode bias voltage
25	NC		Not internally connected
26	HRIN	I	Right channel headphone amplifier input
27	HLIN	I	Left channel headphone amplifier input
28 ⁽²⁾	GND	Р	Device ground
29	3D0	I	3D effect LSB input pin
30	VCC	Р	Common power supply
31	G0	I	Gain control LSB input pin
32	G1	I	Gain control MSB input pin
EXPAD		Р	Thermal pad to be soldered to the ground plane of the PCB

^{1.} I - input, O - output, P - passive or power.

^{2.} All GNDs are internally-connected together.

TS4982 Electrical characteristics

3 Electrical characteristics

3.1 Electrical characteristics tables

Table 6. General electrical characteristics, $V_{CC} = PV_{CC} = HPVcc = CPVcc = 5V$, $T_{amb} = 25^{\circ}$ C (unless otherwise specified)

Symbol	Parameter	Min.	Тур.	Max.	Unit
I _{CC}	Current consumption, no load Speaker mode, V _{SPKREN} = V _{HDEN} = GND Headphone mode, V _{SPKREN} = V _{HDEN} = V _{CC}		8 6	12 10	mA
I _{STBY}	Standby current consumption, no input signal $V_{HDEN} = GND$, $V_{SPKREN} = V_{CC}$,		1	5	μА
I _{in}	Level input current G0, G1, 3D0, 3D1, SPKREN, HDEN pins		91	1	μΑ
Z _{in}	Input impedance	24	30	36	kΩ

Table 7. Loudspeaker amplifier, V_{CC} = $PV_{CCL,R}$ = 5 V, V_{HDEN} = V_{SPKREN} = GND, Cb = Cin = Cs = 1 μ F, V_{3D0} = V_{3D1} = GND, Gain = 9 dB, V_{amb} = 25° C (unless otherwise specified)

	Symbol	Parameter	Min.	Тур.	Max.	Unit
	Po	Output power THD+N = 1%, R_L = 4 Ω , f = 1 kHz		2		W
	THD + N	Total harmonic distortion plus noise, P_O = 1.5 W, R_L = 4 Ω 20 Hz ${}_{\leq}$ F ${}_{\leq}$ 20 kHz, BW = 22 Hz to 22 kHz		0.08 -62		% dB
	V _{oo}	Differential output offset voltage, no load, inputs AC grounded, gain = 13.5 dB, $V_{3D0} = V_{3D1} = V_{CC}$	-35		35	mV
005018	Gain	$\begin{aligned} & \text{Gain} \\ & \text{G0} = \text{G1} = \text{V}_{\text{IL}} \\ & \text{G0} = \text{V}_{\text{IH}}, \text{G1} = \text{V}_{\text{IL}} \\ & \text{G0} = \text{V}_{\text{IL}}, \text{G1} = \text{V}_{\text{IH}} \\ & \text{G0} = \text{G1} = \text{V}_{\text{IH}} \end{aligned}$		9 10.5 12 13.5		dB
U/O2	G _{err}	Gain error		0.5		dB
	PSRR	Speaker power supply rejection ratio ⁽¹⁾ $RL = 4 \Omega$, $V_{ripple} = 200 \text{ mV}_{pp}$, $F = 1 \text{ kHz}$		-75		dB
	X _T	Channel crosstalk Po = 1.5 W, RL = 4 Ω , 20 Hz \leq F \leq 20 kHz		-85		dB
	V _n	Output noise voltage, A-weighted filter, $R_L = 4 \Omega$ Gain = 9 dB, $V_{3D0} = V_{3D1} = GND$ Gain = 13.5 dB, $V_{3D0} = V_{3D1} = V_{CC}$		17 87		μVrms
	SNR	Signal to noise ratio, A-weighted filter, $R_L = 4~\Omega$ Po = 2 W, THD+N = 1%, F = 1 kHz		103		dB



Electrical characteristics TS4982

Table 7. Loudspeaker amplifier, $V_{CC} = PV_{CCL,R} = 5 \text{ V}$, $V_{HDEN} = V_{SPKREN} = GND$, $Cb = Cin = Cs = 1 \mu F$, $V_{3D0} = V_{3D1} = GND$, gain = 9 dB, $T_{amb} = 25^{\circ}$ C (unless otherwise specified) (continued)

Symbol	Parameter	Min.	Тур.	Max.	Unit
C _L	Capacitive load $ \begin{array}{l} {\rm R_L = 4~\Omegato~100~\Omega} \\ {\rm R_L > 100~\Omega} \end{array} $			400 100	pF
t _{WU}	Wake up time		6	10	ms
t _{STBY}	Standby time			200	μs

Dynamic selective measurements - 20*log(rms(V_{out})/rms(V_{ripple})). V_{ripple} is an added sinus signal to V_{CC} and PV_{CCL,R}.

Table 8. Headphone amplifier, $V_{CC} = PV_{CCL,R} = HPV_{CC} = CPV_{CC} = 5 \text{ V}$, $V_{HDEN} = V_{SPKREN} = V_{CC}$, $Cb = Cin = Cs = Cp = Cps = 1 \mu F$, $V_{3D0} = V_{3D1} = GND$, $A_V = 3.5 \text{ dB}$, $T_{amb} = 25 ^{\circ} C$ (unless otherwise specified)

	Symbol	Parameter	Min.	Тур.	Max.	Unit
	Po	Output power, THD+N = 1%, R_L = 16 Ω F = 1 kHz, HPV $_{CC}$ = CPV $_{CC}$ = 5 V HPV $_{CC}$ = CPV $_{CC}$ = 3 V	100 35	125 65		mW
	THD+N	Total harmonic distortion plus noise $P_O = 100$ mW, $R_L = 16 \Omega$, $20 \text{ Hz} \le 20 \text{ kHz}$, $BW = 22 \text{ Hz}$ to 22 kHz		0.05 -66		% dB
	V _{oo}	Output offset voltage, inputs AC grounded, no load	-10	0	10	mV
	Gain	Gain		3.5		dB
	G _{ERR}	Gain error		0.5		dB
	PSRR	Power supply rejection ratio ⁽¹⁾ RL = 16 Ω , V_{ripple} = 200 m V_{pp} , F = 1 kHz		-75		dB
	Хт	Channel crosstalk $P_O = 100$ mW, $R_L = 16 \Omega$, $20 \text{ Hz} \le F \le 20 \text{ kHz}$		-75		dB
005018	V _n	Output noise voltage, A-weighted filter, R_L = 16 Ω HPV $_{CC}$ = CPV $_{CC}$ = 5 V HPV $_{CC}$ = CPV $_{CC}$ = 3 V		10 10		μVrms
Ob	SNR	Signal-to-noise ratio $P_O = 125$ mW, $R_L = 16 \Omega$, A-weighted filter		102		dB
	CL	Capacitive load $R_L = 16~\Omega to 100~\Omega$ $R_L > 100~\Omega$			400 100	pF
	t _{WU}	Wake-up time	_	6	10	ms
	t _{STBY}	Standby time			200	μs

Dynamic selective measurements - 20*log(rms(V_{out})/rms(V_{ripple})). V_{ripple} is an added sinus signal to HPV_{CC} and CPV_{CC}.

Table 9. Internal charge pump stage

Symbol	Parameter	Min.	Тур.	Max.	Unit
f _{osc}	Internal frequency of charge pump across temperature range	400	550	800	kHz

Table 10. PC beep input stage, R_{IN} = 47 k Ω , C_{IN} = 47 nF

Symbol	Parameter	Min.	Тур.	Max.	Unit
V _{beep}	Beep signal minimum amplitude	0.8			V_{pp}
f _{beep}	Beep signal minimum frequency	400			Hz

3.2 Electrical characteristic curves

Table 11. Index of graphics

Description	Figure
Current consumption vs. power supply voltage	2
Current consumption vs. standby voltage	3, 4
Power derating curves	5
Speaker output power vs. power supply	6, 7
Headphone output power vs. power supply	8, 9
Speaker output power vs. load resistance	10
Headphone output power vs. load resistance	11
THD+N vs. output power	12 - 19
THD+N vs. frequency	20 - 23
PSRR vs. frequency	24, 25
Wake-up and standby time	26 - 29
Crosstalk vs. frequency	30 - 33
Channel isolation vs frequency	34
Total power dissipation vs. output power	35 - 37

Electrical characteristics TS4982

Figure 2. Current consumption vs. power supply voltage

SPEAKER

 $V_{SPKREN} = V_{HDEN} = GND$

T_{AMB}= 25°C

 $\begin{aligned} & \text{HEADPHONE} \\ & \text{V}_{\text{SPKREN}} = \text{V}_{\text{HDEN}} = \text{V}_{\text{CC}} \\ & \text{V}_{\text{CC}} = \text{PV}_{\text{CCL,R}} = \text{5V} \end{aligned}$

3.5

no load

Current Consumption (mA)

0 L 3.0



Figure 3. Current consumption vs. standby voltage




Figure 4. Current consumption vs. standby voltage

4.0

4.5

Power Supply Voltage (V)




Figure 5. Power derating curves




Figure 6. Output power vs. power supply




Figure 7. Output power vs. power supply





Figure 8. Output power vs. power supply

Figure 9. Output power vs. power supply







Figure 10. Output power vs. load resistance

Figure 11. Output power vs. load resistance








Figure 12. THD+N vs. output power

Figure 13. THD+N vs. output power






Electrical characteristics TS4982

Figure 14. THD+N vs. output power

Figure 15. THD+N vs. output power







Figure 16. THD+N vs. output power

Figure 17. THD+N vs. output power







Figure 18. THD+N vs. output power

Figure 19. THD+N vs. output power







Figure 20. THD+N vs. frequency

Figure 21. THD+N vs. frequency







Figure 22. THD+N vs. frequency

Figure 23. THD+N vs. frequency








Figure 24. Power supply rejection ratio vs. frequency

Figure 25. Power supply rejection ratio vs. frequency






Electrical characteristics TS4982

Figure 26. Wake-up time, $\begin{array}{c} V_{CC} = PV_{CCL,R} = CPV_{CC} = HPV_{CC} = 5V, \\ V_{SPKREN} = V_{IH} \end{array}$

Figure 27. Standby time, $V_{CC} = PV_{CCL,R} = CPV_{CC} = HPV_{CC} = 5V, \\ V_{SPKREN} = V_{IH}$







Figure 28. Wake-up time, $V_{CC} = PV_{CCL,R} = CPV_{CC} = HPV_{CC} = 5V, \\ V_{HDEN} = V_{IL}$

Figure 29. Standby time, $V_{CC} = PV_{CCL,R} = CPV_{CC} = HPV_{CC} = 5V, \\ V_{HDEN} = V_{IL}$







Figure 30. Crosstalk vs. frequency

Figure 31. Crosstalk vs. frequency






Figure 32. Crosstalk vs. frequency

HEADPHONE $V_{\rm CC} = PV_{\rm CCL,R} = 5V$, $HPV_{\rm CC} = CPV_{\rm CC} = 3V$ -20 $P_0 = 50 \text{mW}, R_L = 16\Omega, T_{AMB} = 25 ^{\circ}\text{C}$ Crosstalk (dB) -40 Right to Left channel -60 Left to Right channel -80 -100 10000 20k 20 100 1000 Frequency (Hz)

Figure 33. Crosstalk vs. frequency




Figure 34. Inter-channel isolation vs. frequency




Figure 35. Power dissipation vs. output power per one channel






Figure 36. Power dissipation vs. output power Figure 37. Power dissipation vs. output power per one channel





4 Application information

4.1 General description

The TS4982 is a stereo loudspeaker power amplifier and ground-referenced headphone driver with dedicated separated single-ended inputs in a QFN32 package, which is the best solution in space-saving applications. Each of the audio paths, loudspeaker or headphone, can be independently set to standby mode to save battery life.

The loudspeaker amplifier with BTL output configuration (see *Section 4.2: Loudspeaker BTL configuration principle on page 16*) can deliver 2 W output power into a 4 Ω load with both channels enabled at 1% THD+N with a nominal power supply of 5 V. The gain (see *Section 4.2*) of the loudspeaker amplifier can be set to four discrete levels thanks to two digital inputs. The stereo sound perception which could seem poor in an application (notebook) can be enhanced by a 3D effect internal block in three levels (see *Section 4.3: Power dissipation and efficiency on page 17*).

In the audio path which is not in standby mode, a PC beep signal is mixed if it is detected (see Section 4.7: PC beep on page 21) on the PC beep input.

The outputs are protected against over-current consumption which can appear when the outputs are short-circuited between them or to GND or Vcc. There is also an internal thermal shutdown activated at 150° C (typical) and deactivated at 120° C (typical).

4.2 Loudspeaker BTL configuration principle




Figure 38. Simplified schematic of the loudspeaker amplifier

Bridge tied load (BTL) means that each end of the load is connected to two single-ended output amplifiers. Therefore, we have:

Single-ended output 1 = $V_{out1} = V_{out}$ Single-ended output 2 = $V_{out2} = -V_{out}$

BTL output = V_{out1} - V_{out2} = $2V_{out}$

The output power is:

$$P_{\text{out}} = \frac{(2V_{\text{outRMS}})^2}{R_{\text{L}}}$$

For the same power supply voltage, the output power in a BTL configuration is four times higher than the output power in a single-ended configuration.

4.3

The voltage and current in the load are sinusoidal (V_{out} and I_{out}).

The supply voltage is a pure DC source (V_{cc}).

Regarding the load we have:

$$V_{\text{out}} = V_{\text{PEAK}} \sin \omega t$$
 (V)

and

$$I_{\text{out}} = \frac{V_{\text{out}}}{R_{\text{L}}}$$
 (A)


and

$$P_{\text{out}} = \frac{V_{\text{PEAK}}^2}{2R_{\text{I}}}$$
 (W)

Therefore, the average current delivered by the supply voltage is:

$$I_{\text{CC}_{\text{AVG}}} = 2 \frac{V_{\text{PEAK}}}{\pi R_{\text{I}}}$$
 (A)

Figure 39. Current delivered by power supply voltage



The power delivered by the supply voltage is:

$$P_{supply} = V_{CC} \cdot I_{CC_{AVG}}$$
 (W)

Then, the power dissipated by each amplifier is:

$$P_{diss} = P_{supply} - P_{out}$$
 (W)

$$P_{diss} = \frac{2\sqrt{2}V_{CC}}{\pi\sqrt{R_{I}}} \cdot \sqrt{P_{out}} - P_{out}$$
 (W)

and the maximum value is obtained when:

$$\frac{\partial P_{diss}}{\partial P_{\text{out}}} = 0$$

and its value is:

$$P_{dissmax} = \frac{2V_{cc}^2}{\pi^2 R_I} \qquad (W)$$

, roduci(s) This maximum value only depends on the power supply voltage and load values.

The **efficiency**, η is the ratio between the output power and the power supply:

$$\eta = \frac{P_{\text{out}}}{P_{\text{supply}}} = \frac{\pi V_{\text{PEAK}}}{4V_{\text{CC}}}$$

The maximum theoretical value is reached when:

- $V_{PEAK} = V_{CC}$ for the loudspeaker part, so that:

$$\eta = \frac{\pi}{4} = 78.5\%$$

 $\eta = \frac{\pi}{4} = 78.5\%$ $- V_{PEAK} = V_{CC}/2 \text{ for the headphone part, so that:}$

$$\eta = \frac{\pi}{8} = 39.3\%$$

Loudspeaker 3D effect enhancement 4.4

The TS4982 features a 3D audio effect which can be programmed at three discrete levels (LOW, MEDIUM, HIGH) through input pins 3D1 and 3D0 which provide a digital interface. The correspondence between the logic levels of this interface and 3D effect levels are shown in the Table 12 on page 19.

The 3D audio effect applied to the stereo audio signals evokes perception of spatial hearing and improves this effect in cases where the stereo speakers are too close to each other, such as in small handheld devices or mobile equipment.

The perceived amount of 3D effect also depends on many factors such as speaker position, distance between speakers and listener, frequency spectrum of the audio signal, or the difference of signal between the left and right channels. In some cases, the volume can increase when the 3D effect is switched on. This factor depends on the composition of the stereo audio signal and its frequency spectrum.


Table 12.	3D	еттест	settings

-- -- ---

3D1	3D0	V _{3D1}	V _{3D0}	3D effect level
0	0	V_{IL}	V _{IL}	OFF
0	1	V _{IL}	V _{IH}	LOW
1	0	V _{IH}	V _{IL}	MEDIUM
1	1	V _{IH}	V _{IH}	HIGH

4.5 Low frequency response

Simplified schematic of input stage



In the low-frequency region, the input coupling capacitor Cin starts to have an effect. Cin forms, with the Rin, a first order high-pass filter with a -3 dB cut-off frequency:

$$F_{CL} = \frac{1}{2\pi \cdot Rin \cdot Cin}$$

In this case we can consider that Rin equals Zin. So, for a desired cut-off frequency F_{CL}, C_{in} is calculated as follows:

$$Cin = \frac{1}{2\pi \cdot Zin \cdot F_{CL}}$$

The input impedance Zin is for the whole power supply voltage range, typically 30 k Ω . There is also a tolerance around the typical value (see Table 6 on page 7) and it must be taken into account.

In the typical application, Cin =1 μ F, then F_{CL} = 5.3 Hz. If F_{CL} is required higher to limit low frequencies, it must be taken account that the speaker's PSRR performance for the low frequency region is decreased. The headphone PSRR remains the same.




Figure 41. PSRR vs. frequency

4.6 Gain settings

In the flat region of the frequency-response curve (no input coupling capacitor or internal feedback loop + load effect) the gain of the loudspeaker amplifier can be set in four discrete levels thanks to the two digital inputs G1 and G0.

The headphone amplifier gain does not depend on the loudspeaker gain setting and is kept equal to 3.5 dB.

Table 13. **Gain settings**

G1	G0	V _{G1}	V_{G0}	Loudspeaker amplifier gain (dB)	Headphone amplifier gain (dB)
0	0	V _{IL}	V _{IL}	9	3.5
0	1	V_{IL}	V _{IH}	10.5	3.5
1	0	V _{IH}	V _{IL}	12	3.5
1	1	V _{IH}	V _{IH}	13.5	3.5


Doc ID 14527 Rev 2 20/31

4.7 PC beep

The PC beep input allows to send a system beep (for instance power-on self-test error code) through the amplifiers to the loudspeaker or (and) headphone output. In the typical application (see *Figure 1*) the input is passed through when eight sequential rising edges in the signal appear on the detector input with the minimum amplitude $Vin_{MIN} = 0.8 \ V_{P-P}$ and minimum frequency $F_{MIN} = 400 \ Hz$. The PC beep signal is mixed with gain = -1 V/V into a loudspeaker (SPKREN = 0) or headphone (HDEN = 1) path. The signal from the loudspeaker or headphone inputs are not muted. The beep signal pass-through is switched off when there is no signal with sufficient amplitude Vin_{MIN} present during a $1/F_{MIN}$ (1/400 s) time period.

The overall gain in the typical application (Rin = Rfeed = 47 k Ω) is equal to the loudspeaker or headphone gain setting.

Figure 42. PC beep input stage



The input capacitor Cinbeep with input resistor Rin forms a high-pass filter with a -3 dB low frequency cut-off F_{CL} which must be lower than F_{MIN} .

$$Cinbeep \ge \frac{1}{2\pi \cdot Rin \cdot F_{MIN}}$$

For a typical application (Rin = 47 k Ω , F_{MIN} = 400 Hz) a good choice is Cinbeep = 47 nF.

If it is necessary to change the minimum amplitude $Vin_{MIN} = 0.8 V_{P-P}$ the gain of the PC BEEP input amplifier has to be changed. For a typical application (Rin = Rfeed = 47 k Ω) the gain is -1 V/V.

$$Av = -\frac{Rfeed}{Rin} = -\frac{47000}{47000} = -1$$

If Vin_{MIN2} is a new requested minimum amplitude then a new input resistor Rin is:

$$Rin[\Omega] = \frac{Rfeed \cdot Vin_{MIN2}}{Vin_{MIN}} = 5875 \cdot Vin_{MIN2}[V_{PP}]$$

4.8 Decoupling and charge pump capacitors

Only a power supply decoupling capacitor Cs and a bias voltage decoupling capacitor Cb are needed to correctly decouple the TS4982.

4.8.1 Decoupling capacitors Cs and Cb


Cs has a particular influence on the THD+N in the high frequency region (above 7 kHz) and an indirect influence on the power supply disturbances. With a value for Cs of 1 μ F, you can expect similar THD+N performances to those outlined in this document (see *Figure 12* to *Figure 23*). For example:

- In the high frequency region, if Cs is lower than 1 μF, it increases THD+N and disturbances on the power supply rail are less filtered.
- On the other hand, if Cs is higher than 1 μ F, those disturbances on the power supply rail are more filtered.

Cb has a critical influence on the final result of the PSRR with input grounded and in the lower frequency region in the following manner:

- If Cb is lower than 1 μF the PSRR performance worsens at lower frequencies.
- If Cb is higher than 1 μF, the benefit to PSRR is decreased significantly.





4.8.2 Charge pump capacitors Cp and Cps

A proper selection of the charge pump capacitors Cp and Cps is necessary to generate an efficient negative voltage by the internal charge pump without a negative impact on the audio performance.

The following are some recommendations for the decoupling and charge pump capacitors.

- Low ESR capacitors are needed to minimize the output resistance of the charge pump.
- An X7R dielectric type for large temperature ranges should be used.
- Placement of the component as close to the package pins as possible. Small packages (for instance SMD 0603, 0402) make it easier.
- Use of a 10 V DC rating voltage for 5 V operation or 6.3 V DC rating operation for 3 V operation with regard to the ΔC/ΔV variation of this type of dielectric.
- For a typical application a 1 μF ceramic capacitor is recommended (see Figure 1 on page 5).

4.9 Wake-up time

When the standby is released to turn the device ON, the bypass capacitor Cb is charged immediately. As Cb is directly linked to the bias of the loudspeaker amplifier, the bias will not work properly until the Cb voltage is correct. The time to reach this voltage plus a time delay of 1 ms (pop precaution) is called **the wake-up time** or t_{WU} . It is specified in the electrical characteristics with Cb = 1 μ F in *Table 7 on page 7*.

If Cb has a value other than 1 μ F, you can calculate the typical t_{WU} by using the following formula, or read it directly from the graph (*Figure 44*).

$$t_{WII}[s] = 5199 \cdot Cb + 0.001[F]$$




Figure 44. Typical wake-up time vs. bypass capacitor

If the headphone (speaker) is already out of the standby mode and the speaker (headphone) is enabled there is no need to charge Cb. Therefore, the wake-up time is only the pop precaution delay of 1 ms (typical).

4.10 Standby time

The time to disable the dedicated part into the standby mode since the level of the dedicated standby pins are changed (HDEN from "1" to "0", SPKREN from "0" to "1") is called the **standby time**. It is specified in the electrical characteristics in *Table 7 on page 7*.

4.11 Pop & click

Older generations of headphone drivers with single-ended outputs have a load connected in series with a bulky capacitor (for instance 220 μF) to ground. With this type of configuration, when the amplifier is turned on by a standby control pin, a time transient phenomena on the load is present. This has been the main contribution to the unpleasant audible sound currently called "pop effect".

Thanks to the negative charge pump the headphone outputs are referred to ground without the need for bulky in-series capacitors. Therefore, the pop created by these bulky capacitors is internally eliminated. In addition, the TS4982 include a pop & click circuitry which suppresses any residual pop on the headphone and speaker outputs, thus enabling the outputs to be virtually pop & click-free.

4.12 Headphone jack detection

The device incorporates a simple circuitry that can be used to enable the headphone amplifier and disable the speaker amplifier by a headphone jack insertion.

HDEN
SPKREN
HEADPHONE JACK
LHP
RHP
10K GND

Figure 45. Headphone jack detection schematics

PCB layout recommendations 4.13

The TS4982 can delivery 2 W into a 4 Ω load at 1% THD+N. To reach this output power value, you should follow these few recommendations during the design phase of the PCB.

- Use large and short traces for power supply (PV_{CCL,R}) and outputs load tracks to minimize losses due to track parasitic resistance.
- Connect all V_{CC} tracks (PV_{CCL,R}, HPV_{CC}, CPV_{CC}, V_{CC}) to one point on the board.
- Connect all grounding planes or tracks (GND, PGNDL, PGNDR, CPGND) to one point on the board.
- Keep the grounding of the charge pump CPGND away from other GNDs.
- obsolete Product(s). Obsolete Product(s) Connect the exposed pad to the grounding plane or a large bottom copper area using

57

Doc ID 14527 Rev 2

Package information TS4982

5 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK[®] is an ST trademark.



TS4982 Package information

5.1 QFN32 package information

Figure 46. QFN32 package mechanical drawing




Table 14. QFN32 package mechanical data


		Dimensions						
	Ref.		Millimeters			Inches		
	(Min.	Тур.	Max.	Min.	Тур.	Max.	
	Α	0.80	0.90	1.00	0.031	0.035	0.039	
	A1		0.02	0.05		0.0008	0.002	
10	A2		0.65	1.00		0.026	0.039	
0/6	A3		0.20			0.008		
absole	b	0.18	0.25	0.30	0.007	0.010	0.012	
()	D	4.85	5.00	5.15	0.191	0.20	0.203	
	D1		4.75			0.19		
	D2	3.15	3.30	3.45	0.124	0.130	0.136	
	Е	4.85	5.00	5.15	0.191	0.20	0.203	
	E1		4.75			0.19		
	E2	3.15	3.30	3.45	0.124	0.130	0.136	
	е		0.50			0.020		
	L	0.30	0.40	0.50	0.012	0.016	0.020	
	Р			0.60			0.024	
	K			14			0.55	
	ddd			0.08			0.003	

577

Doc ID 14527 Rev 2

27/31

Figure 47. Footprint recommendation



TS4982 Ordering information

6 Ordering information

Table 15. Order code

Order code	Temperature range	Package	Packaging	Marking
TS4982IQT	-40°C to +85°C	QFN32	Tape & reel	K982

Obsolete Product(s). Obsolete Product(s)

Revision history TS4982

7 Revision history

Table 16. Document revision history

Date	Revision	Changes
18-Mar-2008	1	Initial release.
16-Jun-2009	2	Document status promoted from target specification to full datasheet.



TS4982 Revision history

Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2009 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com



Doc ID 14527 Rev 2 31/31