## Data Sheet

## FEATURES

Analog input
16-bit ADC with both $\mathbf{8 0 0}$ kSPS and 1.6 MSPS options
Voltage, current, and impedance measurement capability Internal and external current and voltage channels Ultralow leakage switch matrix and input mux
Input buffers and programmable gain amplifier
Voltage DACs
Dual output voltage DAC with an output range of 0.2 V to 2.4 V
12-bit $\mathrm{V}_{\text {BIASO }}$ output to bias potentiostat
6-bit V ${ }_{\text {zeroo }}$ output to bias TIA
Ultra low power: $1 \mu \mathrm{~A}$
1 high speed, 12-bit DAC
Output range to sensor: $\pm 607 \mathrm{mV}$
Programmable gain amplifier on output with gain settings of 2 and 0.05
Amplifiers, accelerators, and references
1 low power, low noise potentiostat amplifier suitable for potentiostat bias in electrochemical sensing
1 low noise, low power TIA, suitable for measuring sensor current output
50 pA to 3 mA range
Programmable load and gain resistors for sensor output
Analog hardware accelerators
Digital waveform generator
Receive filters
Complex impedance measurement (DFT) engine
1 high speed TIA to handle wide bandwidth input signals from 0.015 Hz up to 200 kHz
Digital waveform generator for generation of sinusoid and trapezoid waveforms
2.5 V and 1.82 V internal reference voltage sources

System level power savings

Fast power-up and power-down analog blocks for duty cycling
Programmable AFE sequencer to minimize workload of host controller
6 kB SRAM to preprogram AFE sequences
Ultra low power potentiostat channel: $6.5 \mu \mathrm{~A}$ of current consumption when powered on and all other blocks in hibernate mode
Smart sensor synchronization and data collection
Cycle accurate control of sensor measurement
Sequencer controlled GPIOs
On-chip peripherals
SPI serial input/output
Wake-up timer
Interrupt controller
Power
2.8 V to 3.6 V supply
1.82 V input/output compliant

Power-on reset
Hibernate mode with low power DAC and potentiostat amplifier powered up to maintain sensor bias
Package and temperature range
$3.6 \mathrm{~mm} \times 4.2 \mathrm{~mm}$, 56-ball WLCSP
$7 \mathrm{~mm} \times 7 \mathrm{~mm}, 48$-lead LFCSP
Fully specified for operating temperature range of $-40^{\circ} \mathrm{C}$
to $+85^{\circ} \mathrm{C}$
APPLICATIONS
Electrochemical measurements
Electrochemical gas sensors
Potentiostat/amperometric/voltammetry/cyclic voltammetry
Bioimpedance applications
Skin impedance
Body impedance
Continuous glucose monitoring
Battery impedance
SIMPLIFIED BLOCK DIAGRAM


Figure 1.

## AD5940/AD5941

## TABLE OF CONTENTS

Features ..... 1
Applications .....  1
Simplified Block Diagram .....  1
Revision History .....  3
Functional Block Diagram ..... 5
General Description ..... 6
Specifications ..... 7
ADC RMS Noise Specifications ..... 16
SPI Timing Specifications ..... 17
Absolute Maximum Ratings ..... 18
Thermal Resistance ..... 18
ESD Caution ..... 18
Pin Configuration and Function Descriptions. ..... 19
Typical Performance Characteristics ..... 22
Reference Test Circuit ..... 24
Theory of Operation ..... 25
Configuration Registers ..... 25
Silicon Identification ..... 28
Identification Registers ..... 28
System Initialization ..... 29
Low Power DAC ..... 30
Low Power DAC Switch Options ..... 30
Relationship Between the 12-Bit and 6-Bit Outputs ..... 31
Low Power DAC Use Cases ..... 31
Low Power DAC Circuit Registers ..... 32
Low Power Potentiostat ..... 35
Low Power TIA ..... 36
Low Power TIA Protection Diodes ..... 36
Using an External RTIA ..... 36
Recommended Switch Settings for Various Operating Modes36
Low Power TIA Circuits Registers ..... 39
High Speed DAC Circuits. ..... 42
High Speed DAC Output Signal Generation ..... 42
Power Modes of the High Speed DAC Core. ..... 42
High Speed DAC Filter Options. ..... 42
High Speed DAC Output Attenuation Options ..... 43
High Speed DAC Excitation Amplifier ..... 43
Coupling an AC Signal from the High Speed DAC to the DC Level Set by the Low Power DAC ..... 43
Avoiding Incoherency Errors Between Excitation andMeasurement Frequencies During Impedance Measurements43
High Speed DAC Calibration Options ..... 44
High Speed DAC Circuit Registers ..... 45
High Speed TIA Circuits ..... 48
High Speed TIA Configuration ..... 48
High Speed TIA Circuit Registers ..... 50
High Performance ADC Circuit ..... 52
ADC Circuit Overview ..... 52
ADC Circuit Diagram ..... 52
ADC Circuit Features ..... 53
ADC Circuit Operation ..... 53
ADC Transfer Function. ..... 53
ADC Low Power Current Input Channel ..... 54
Selecting Inputs to ADC Mux ..... 54
ADC Postprocessing ..... 55
Internal Temperature Sensor Channel ..... 55
Sinc2 Filter ( $50 \mathrm{~Hz} / 60 \mathrm{~Hz}$ Mains Filter) ..... 55
ADC Calibration ..... 55
ADC Circuit Registers ..... 56
ADC Calibration Registers ..... 62
ADC Digital Postprocessing Registers (Optional) ..... 68
ADC Statistics Registers ..... 69
Programmable Switch Matrix ..... 70
Switch Descriptions ..... 70
Recommended Configuration in Hibernate Mode ..... 70
Options for Controlling All Switches ..... 70
Programmable Switches Registers ..... 73
Precision Voltage References ..... 83
High Power and Low Power Buffer Control Register- BUFSENCON ..... 84
Sequencer ..... 85
Sequencer Features ..... 85
Sequencer Overview ..... 85
Sequencer Commands ..... 85
Sequencer Operation ..... 87
Sequencer and FIFO Registers ..... 89
Waveform Generator. ..... 94
Waveform Generator Features ..... 94
Waveform Generator Operation ..... 94
Using the Waveform Generator with the Low Power DAC .. 94
Waveform Generator Registers ..... 95
SPI Interface ..... 98
Overview ..... 98
SPI Pins ..... 98
SPI Operation ..... 98
Command Byte ..... 98
Writing to and Reading from Registers ..... 98
Reading Data from the Data FIFO ..... 99
Sleep and Wake-Up Timer ..... 100
Sleep and Wake-Up Timer Features ..... 100
Sleep and Wake-Up Timer Overview. ..... 100
Configuring a Defined Sequence Order ..... 100
Recommended Sleep and Wake-Up Timer Operation ..... 100
Sleep and Wake-Up Timer Registers ..... 101
Interrupts ..... 105
Interrupt Controller Interupts. ..... 105
Configuring the Interrupts ..... 105
Custom Interrupts. ..... 105
External Interrupt Configuration ..... 105
Interrupt Registers ..... 106
External Interrupt Configuration Registers ..... 111
Digital Inputs/Outputs ..... 115
Digital Inputs/Outputs Features. ..... 115
Digital Inputs/Outputs Operation ..... 115
REVISION HISTORY
3/2020—Rev. A to Rev. B
Changes to Features Section .....  1
Changes to Figure 2 and Figure 3 .....  .5
Changes to Table 6 ..... 18
Changes to Table 7 ..... 20
Deleted Figure 19; Renumbered Sequentially ..... 29
Added System Initialization Section and Table 14; RenumberedSequentially29
Change to Low Power DAC Switch Options Section ..... 30
Changes to Figure 21 ..... 32
Changes to Table 17 ..... 33
Changes to Figure 22 ..... 36
Changes to Figure 23 ..... 38
Changes to Figure 29 ..... 48
Changes to Table 36 ..... 49
Changes to ADC Transfer Function Section ..... 53
Changes to Figure 33 ..... 54
Changes to Sinc3 Filter Section and Internal Temperature Sensor Channel Section ..... 55
GPIO Registers ..... 116
System Resets ..... 119
Analog Die Reset Registers ..... 119
Power Modes ..... 120
Active High Power Mode ( $>80 \mathrm{kHz}$ ) ..... 120
Active Low Power Mode ( $<80 \mathrm{kHz}$ ) ..... 120
Hibernate Mode ..... 120
Shutdown Mode ..... 120
Low Power Mode ..... 120
Power Modes Registers ..... 120
Clocking Architecture ..... 123
Clock Features ..... 123
Clock Architecture Registers ..... 123
Applications Information ..... 127
EDA Bioimpedance Measurement Using a Low Bandwidth Loop ..... 127
Body Impedance Analysis (BIA) Measurement Using a High Bandwidth Loop ..... 128
High Precision Potentiosat Configuration ..... 129
Using the AD5940/AD5941, AD8232, and AD8233 for Bioimpedance and Electrocardiogram (ECG) Measurements130
Smart Water/Liquid Quality AFE ..... 131
Outline Dimensions ..... 132
Ordering Guide ..... 133
Changes to Precision Voltage References Section and Figure 38 ..... 83
Change to Table 93 ..... 84
Changes to Table 101 ..... 91
Changes to Configuring a Defined Sequence Order Section and Figure 51 ..... 100
8/2019—Rev. 0 to Rev. AAdded AD5941.Throughout
Added LFCSP Package Throughout
Changes to Figure 2, Added Figure 3, Renumbered Sequentially ..... 4
Changes to Noise (RMS) Parameter, Table 1
Changes to Table 3 .....
Added Figure 6 ..... 19
Changes to Table 7 ..... 20
Added Figure 16 and Figure 17 ..... 23
Changes to Digital Inputs/Outputs Section ..... 119
Changes to Figure 20 ..... 32

Changes to Table 16.............................................................................. 33
Change to Table 20, Amperometric Mode with Short Switch
Enabled Description................................................................... 37
Changes to Figure 28................................................................. 49
Change to Selecting Inputs to ADC Mux Section..................... 55
Changes to Temperature Sensor 0 Section and Table 40........... 57
Changes to Figure 35................................................................. 73
Changes to Figure 47 ..... 101
Changes to Configuring a Defined Sequence Order Section.... 102
Changes to Figure 53 ..... 129
Updated Outline Dimensions, Added Figure 59 ..... 139
Changes to Ordering Guide ..... 140
3/2019—Revision 0: Initial Version

## FUNCTIONAL BLOCK DIAGRAM



Figure 2. AD5940 Functional Block Diagram


Figure 3. AD5941 Functional Block Diagram

## GENERAL DESCRIPTION

The AD5940 and AD5941are high precision, low power analog front ends (AFEs) designed for portable applications that require high precision, electrochemical-based measurement techniques, such as amperometric, voltammetric, or impedance measurements. The AD5940/AD5941 is designed for skin impedance and body impedance measurements, and works with the AD8233 AFE in a complete bioelectric or biopotential measurement system. The AD5940/AD5941 is designed for electrochemical toxic gas sensing.
The AD5940/AD5941 consist of two high precision excitation loops and one common measurement channel, which enables a wide capability of measurements of the sensor under test. The first excitation loop consists of an ultra low power, dual-output string, digital-to-analog converter (DAC), and a low power, low noise potentiostat. One output of the DAC controls the noninverting input of the potentiostat, and the other output controls the noninverting input of the transimpedance amplifier (TIA). This low power excitation loop is capable of generating signals from dc to 200 Hz .

The second excitation loop consists of a 12-bit DAC, referred to as the high speed DAC. This DAC is capable of generating high frequency excitation signals up to 200 kHz .

The AD5940/AD5941 measurement channel features a 16-bit, 800 kSPS, multichannel successive approximation register (SAR) analog-to-digital converter (ADC) with input buffers, a built in antialias filter, and a programmable gain amplifier (PGA). An input multiplexer (mux) in front of the ADC allows the user to select an input channel for measurement. These input channels include multiple external current inputs, external voltage inputs, and internal channels. The internal channels allow diagnostic measurements of the internal supply voltages, die temperature, and reference voltages.

The current inputs include two TIAs with programmable gain and load resistors for measuring different sensor types. The first TIA, referred to as the low power TIA, measures low bandwidth signals. The second TIA, referred to as the high speed TIA, measures high bandwidth signals up to 200 kHz .
An ultra low leakage, programmable switch matrix connects the sensor to the internal analog excitation and measurement blocks. This matrix provides an interface for connecting external transimpedance amplifier resistors ( $\mathrm{R}_{\text {TIA }}$ ) and calibration resistors. The matrix can also be used to multiplex multiple electronic measurement devices to the same wearable electrodes.

A precision 1.82 V and 2.5 V on-chip reference source is available. The internal ADC and DAC circuits use this on-chip reference source to ensure low drift performance for the 1.82 V and 2.5 V peripherals.

The AD5940/AD5941 measurement blocks can be controlled via direct register writes through the serial peripheral interface (SPI) interface, or, alternatively, by using a preprogrammable sequencer, which provides autonomous control of the AFE chip. 6 kB of static random access memory (SRAM) is partitioned for a deep data first in, first out (FIFO) and command FIFO. Measurement commands are stored in the command FIFO and measurement results are stored in the data FIFO. A number of FIFO related interrupts are available to indicate when the FIFO is full.
A number of general-purpose inputs/outputs (GPIOs) are available and controlled using the AFE sequencer. The AFE sequencer allows cycle accurate control of multiple external sensor devices.

The AD5940/AD5941 operate from a 2.8 V to 3.6 V supply and are specified over a temperature range of $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$. The AD5940 is packaged in a 56 -lead, $3.6 \mathrm{~mm} \times 4.2 \mathrm{~mm}$ WLCSP. The AD5941 is packaged in a 48 -lead LFCSP.

## SPECIFICATIONS

$\mathrm{AVDD}=\mathrm{DVDD}=2.8 \mathrm{~V}$ to 3.6 V ; the maximum difference between supplies $=0.3 \mathrm{~V}$; IOVDD $=1.8 \mathrm{~V} \pm 10 \%$ and 2.8 V to 3.6 V ; the ADC reference, excitation, DAC , and amplifier $=1.82 \mathrm{~V}$, internal reference; low power DAC reference $=2.5 \mathrm{~V}$, internal reference; $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, unless otherwise noted.

Table 1.


## AD5940/AD5941

| Parameter | Symbol | Min | Typ | Max | Unit |
| :--- | :--- | :--- | :--- | :--- | :--- |
| PGA Gain = 2 to 4 |  |  |  |  |  |
| PGA Gain = 4 to 9 |  |  |  |  |  |



| Parameter | Symbol | Min | Typ | Max | Unit |
| :--- | :--- | :--- | :--- | :--- | :--- |
| DC PSRR |  |  |  |  |  |
| Input Common-Mode Range ${ }^{1}$ |  |  |  |  |  |
| Output Voltage Range ${ }^{1}$ |  | 70 |  | Test Conditions/Comments |  |


| Parameter | Symbol | Min | Typ | Max | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| High Speed TIA R Load on DEO Input ${ }^{1}$ Accuracy <br> Drift over Temperature |  | $\begin{aligned} & 0.001 \\ & 5 \\ & 26.5 \end{aligned}$ | $\begin{aligned} & 32.6 \\ & \pm 15 \\ & \pm 0.2 \\ & \pm 200 \end{aligned}$ | $\begin{aligned} & 0.15 \\ & 11 \\ & 37.6 \\ & 25 \end{aligned}$ | $\Omega$ <br> $\Omega$ <br> $\Omega$ <br> \% <br> $\% /{ }^{\circ} \mathrm{C}$ <br> $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ | Load resistor on the DEO pin (Rload__eo) $0 \Omega$ setting <br> $10 \Omega$ setting <br> $30 \Omega$ setting <br> $50 \Omega$ and $100 \Omega$ settings <br> $10 \Omega$ setting <br> Excludes RLOAD $=0 \Omega$ and $10 \Omega$ |
| HIGH SPEED TIA <br> Bias Current <br> Maximum Current Sink/Source ${ }^{1}$ <br> Input Common-Mode Range ${ }^{1}$ <br> Output Voltage Range ${ }^{1}$ <br> Overcurrent Limit Protection ${ }^{1}$ <br> Allowed Duration of Overcurrent Limit $^{1}$ <br> Allowed Frequency of Overcurrent Conditions <br> Short-Circuit Protection |  | $\begin{aligned} & -3 \\ & 300 \\ & 200 \end{aligned}$ | 1 <br> 17 <br> 12 | +3 <br> AVDD - 700 <br> AVDD - 400 <br> 5 <br> 1 | nA <br> mA <br> mV <br> mV <br> mA <br> sec <br> Per hour <br> mA | Ensure $\mathrm{R}_{\text {TA }}$ selection generates an output voltage of $< \pm 900 \mathrm{mV}$ with PGA gain $=1$ <br> Amplifier attempts to limit the source/sink current to this value via the internal clamp; tested with $\mathrm{R}_{\text {LOAD }}=0 \Omega$ and $\mathrm{R}_{\text {TA }}=100 \Omega$ <br> When amplifier output is shorted to ground |
| LOW POWER, ON-CHIP VOLTAGE REFERENCE <br> Accuracy <br> Noise ${ }^{1}$ <br> Reference Temperature Coefficient ${ }^{1,8}$ PSRR <br> DC <br> AC $^{5}$ |  | -25 | 2.5 <br> 60 <br> $\pm 10$ <br> 70 <br> 48 | $\pm 5$ $+25$ | V <br> mV <br> $\mu \vee$ p-p <br> $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ <br> dB <br> dB | $0.47 \mu \mathrm{~F}$ from VREF_2V5 to AGND; reference is measured with low power voltage DAC and output amplifier enabled $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ <br> AC $1 \mathrm{kHz} ; 50 \mathrm{mV}$ p-p ripple applied to AVDD supply |
| HIGH POWER, ON-CHIP VOLTAGE <br> REFERENCE <br> Accuracy <br> Reference Temperature Coefficient ${ }^{1}$ <br> PSRR <br> DC ${ }^{6}$ <br> AC <br> ADC Common-Mode Reference Source <br> Accuracy <br> Reference Temperature Coefficient ${ }^{1}$ <br> DC Power Supply Rejection Ratio <br> AC Power Supply Rejection Ratio | $\begin{aligned} & \text { PSRR } \\ & \text { PSRR } \end{aligned}$ | $-20$ $-20$ | 1.82 <br> $\pm 5$ <br> 85 <br> 60 <br> 1.11 <br> 80 <br> 60 | $\begin{aligned} & \pm 5 \\ & +20 \end{aligned}$ $\begin{aligned} & \pm 5 \\ & +20 \end{aligned}$ | V <br> mV <br> ppm $/{ }^{\circ} \mathrm{C}$ <br> dB <br> dB <br> V <br> mV <br> ppm $/{ }^{\circ} \mathrm{C}$ <br> dB <br> dB | $0.47 \mu \mathrm{~F}$ from VREF_1V82 to AGND; reference is measured with ADC enabled $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ <br> DC; variation due to AVDD supply changes AC; $1 \mathrm{kHz}, 50 \mathrm{mV}$ p-p ripple applied to AVDD supply <br> 470 nF from bias capacitor on ADC (VBIAS_CAP) to AGND; reference is measured with ADC enabled $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ <br> DC variation due to AVDD supply changes AC $1 \mathrm{kHz}, 50 \mathrm{mV}$ p-p ripple applied to AVDD supply |
| LOW POWER, DUAL OUTPUT DAC <br> (Viaso $A N D V_{\text {zeroo }}$ ) <br> Resolution ${ }^{1}$ <br> 12-Bit Mode <br> 6-Bit Mode <br> Relative Accuracy ${ }^{1}$ <br> 12-Bit Mode <br> 6-Bit Mode | INL | $\begin{aligned} & 12 \\ & 6 \\ & -3.5 \\ & -3.5 \\ & \hline \end{aligned}$ | $\begin{aligned} & \pm 1 \\ & \pm 0.5 \end{aligned}$ | $\begin{aligned} & +3 \\ & +2 \end{aligned}$ | Bits <br> Bits <br> LSB <br> LSB | $\mathrm{V}_{\text {BIASO }}$ specifications derived from measurements taken with potentiostat in unity-gain mode and measured at CEO; $V_{\text {zeroo }}$ specifications derived from measurements at $\mathrm{V}_{\text {Zeroo; }}$ dual output low power DAC Number of data bits $\begin{aligned} & 1 \mathrm{LSB}=2.2 \mathrm{~V} /\left(2^{12}-1\right) \\ & 1 \mathrm{LSB}=2.2 \mathrm{~V} / 2^{6} \end{aligned}$ |



| Parameter | Symbol | Min | Typ | Max | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Full-Scale Error ${ }^{1,7}$ |  |  |  |  |  |  |
| Positive |  | 600 | 630 | 650 | mV | Gain $=2$, DAC code $=0 \times E 00$ |
|  |  |  | 15.1 |  | mV | Gain $=0.05$, DAC code $=0 \times E 00$ |
| Negative |  | -660 | -640 | -620 | mV | Gain $=2$, DAC code $=0 \times 200$ |
|  |  |  | -15.1 |  | mV | Gain $=0.05$, DAC code $=0 \times 200$ |
| Gain Error Drift |  |  |  |  |  |  |
| Gain = 2 |  |  | 11.5 |  | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |  |
| Gain $=0.05$ |  |  | 0.33 |  | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |  |
| Offset Error (Midscale) |  |  |  |  |  | Measured at an output of the excitation loop across Rcal; DAC code $=0 \times 800$ |
|  |  |  | $\pm 25$ |  | mV | Gain $=2$ |
|  |  |  | $\pm 0.5$ |  | mV | Gain $=0.05$ |
| Offset Error Drift |  |  |  |  |  |  |
| Gain = 2 |  |  | 40 |  | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |  |
| Gain $=0.05$ |  |  | 5 |  | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |  |
| DC PSRR |  |  | 70 |  | dB | DC variation due to AVDD supply changes |
| PGA, Programmable Gain |  | 0.05 |  | 2 | Gain |  |
| Reconstruction Filter |  |  |  |  |  |  |
| 3 dB Corner Frequency Accuracy |  |  | $\pm 5$ |  | \% | Programmable to $50 \mathrm{kHz}, 100 \mathrm{kHz}$, and 250 kHz |
| Allowed External Load Capacitance |  |  |  |  |  | SE0, DE0, AINx, and RCAL0/RCAL1 pins |
| $<80$ kHz (Low Power Mode) |  |  |  | 100 | pF |  |
| $>80 \mathrm{kHz}$ (High Power Mode) |  |  |  | 80 | pF |  |
| Overcurrent Limit Protection ${ }^{1}$ |  |  | 15 |  | $\mathrm{mA}$ | Amplifier attempts to limit the source/sink current to this value via the internal clamp |
| Allowed Duration of Overcurrent Limit ${ }^{1}$ |  |  |  | 5 | sec |  |
| Allowed Frequency of Overcurrent Conditions ${ }^{1}$ |  |  |  | 1 | Per hour |  |
| Short-Circuit Protection |  |  | 10 |  | mA | When amplifier output is shorted to ground |
| SWITCH MATRIX |  |  |  |  |  | Switches on analog front end before ADC mux |
| On Resistance ${ }^{1}$ | Ron |  |  |  |  | Characterized with a voltage sweep from 0 V to AVDD; production tested at 1.82 V |
| Current Carrying Switches |  |  | 40 | 80 | $\Omega$ | Tx/TR1 switches, except T5 and T7 |
|  |  |  | 30 | 52 | $\Omega$ | T5 and T7 switches only |
|  |  |  | 35 | 70 | $\Omega$ | Dx/DR0 switches |
| Noncurrent Carrying Switches |  |  | 1 | 5 | $\mathrm{k} \Omega$ | $\mathrm{Nx} / \mathrm{Nxx}$ and Px/Pxx switches |
| DC Off Leakage |  |  | 370 |  | pA | Analog input pin used for test driven to 0.2 V |
| DC On Leakage ${ }^{1}$ |  |  | 530 | 2000 | pA | Analog input pin used for test driven to 0.2 V |
| TEMPERATURE SENSOR |  |  |  |  |  |  |
| Resolution |  |  | 0.3 |  | ${ }^{\circ} \mathrm{C}$ |  |
| Accuracy |  |  | $\pm 2$ |  | ${ }^{\circ} \mathrm{C}$ | Measurement taken immediately after exiting hibernate mode; user single-point calibration required |
| POWER-ON RESET | POR |  |  |  |  | Refers to voltage on DVDD pin |
| POR Trip Level |  |  |  |  |  |  |
| Power-On |  | 1.59 | 1.62 | 1.72 | V |  |
| Power-Down ${ }^{1}$ |  | 1.799 | 1.8 | 1.801 | V |  |
| POR Hysteresis ${ }^{1}$ |  |  | 10 |  | mV |  |
| Delay Between POR Power-On and Power-Down Trip Levels ${ }^{1}$ |  | 110 |  |  | ms | After DVDD passes POR power-on trip level, DVDD must remain at or above powerdown level for this period |
| External Reset |  |  |  |  |  |  |
| Minimum Pulse Width ${ }^{1}$ |  | 1 |  |  | $\mu \mathrm{s}$ | Minimum pulse width required on external reset pin to trigger a reset |

\begin{tabular}{|c|c|c|c|c|c|c|}
\hline Parameter \& Symbol \& Min \& Typ \& Max \& Unit \& Test Conditions/Comments \\
\hline \begin{tabular}{l}
WAKE-UP TIMER \\
Shortest Duration Longest Duration
\end{tabular} \& \& \& \[
\begin{aligned}
\& 31.25 \\
\& 32
\end{aligned}
\] \& \& \(\mu s\) sec \& \\
\hline \begin{tabular}{l}
DIGITAL INPUTS \\
Input Leakage Current \({ }^{1}\) \\
Logic 1 GPIO \\
Logic 0 GPIO \\
Input Capacitance \\
Pin Capacitance \\
XTALI \\
XTALO \\
GPIO Input Voltage Low \\
High \\
XTALI Input Voltage \\
Low \\
High
\end{tabular} \& \begin{tabular}{l}
\(V_{\text {INL }}\) \\
\(\mathrm{V}_{\text {INH }}\) \\
\(V_{\text {INL }}\) \\
Vinh
\end{tabular} \& \(0.57 \times\) IOVDD \& \begin{tabular}{l}
\[
\begin{aligned}
\& 1 \\
\& 1 \\
\& 10 \\
\& 10 \\
\& 10
\end{aligned}
\] \\
1.1 \\
1.7
\end{tabular} \&  \& \begin{tabular}{l}
nA \\
nA \\
pF \\
pF \\
pF \\
V \\
V \\
V \\
V
\end{tabular} \& \begin{tabular}{l}
Voltage input high \(\left(\mathrm{V}_{\mathbf{H}}\right)=\) IOVDD, pull-up resistor disabled \\
Voltage input low \(\left(\mathrm{V}_{\mathrm{LL}}\right)=0 \mathrm{~V}\), pull-up resistor disabled
\end{tabular} \\
\hline \begin{tabular}{l}
LOGIC INPUTS \\
GPIO Input Voltage \({ }^{1}\) \\
Low \\
High \\
Pull-Up Current \({ }^{1}\)
\end{tabular} \& VINL
\(\mathrm{V}_{\text {INH }}\) \& \[
\begin{aligned}
\& 0.57 \times \\
\& \text { IOVDD } \\
\& 30
\end{aligned}
\] \& \& \[
\begin{aligned}
\& 0.25 \times \\
\& \text { IOVDD } \\
\& 130
\end{aligned}
\] \& \begin{tabular}{l}
V \\
V \(\mu \mathrm{A}\)
\end{tabular} \& Input voltage \(\left(\mathrm{V}_{\text {IN }}\right)=0 \mathrm{~V}\); DVDD \(=3.6 \mathrm{~V}\) \\
\hline \begin{tabular}{l}
LOGIC OUTPUTS \\
GPIO Output Voltage \({ }^{1,8}\) \\
High \\
Low \\
Pull-Down Current \({ }^{1}\) \\
GPIO Short-Circuit Current
\end{tabular} \& Voh

$\mathrm{V}_{\text {OL }}$ \& \[
$$
\begin{aligned}
& \text { IOVDD } \\
& -0.4 \\
& 30
\end{aligned}
$$

\] \& \[

11.5

\] \& \[

$$
\begin{aligned}
& 0.35 \\
& 100
\end{aligned}
$$

\] \& | V |
| :--- |
| V |
| $\mu \mathrm{A}$ |
| mA | \& | All digital outputs, excluding XTALO |
| :--- |
| Source current (Isource) $=2 \mathrm{~mA}$ |
| Sink current $\left(I_{\text {IINk }}\right)=2 \mathrm{~mA}$ $\mathrm{V}_{\mathbb{N}}=3.3 \mathrm{~V}$ | <br>


\hline | PIN SUPPLY RANGE FOR 1.8 V INPUT/OUTPUT ${ }^{1}$ |
| :--- |
| Input Voltage |
| Low |
| High |
| Output Voltage |
| Low |
| High | \& | $\mathrm{V}_{\mathrm{INL}}$ |
| :--- |
| $\mathrm{V}_{\text {INH }}$ |
| VoL |
| Voh | \& 1.62 \& | 1.8 |
| :--- |
| $0.3 \times$ |
| pin |
| supply |
| $0.7 \times$ |
| pin |
| supply |
| 0.45 |
| Pin |
| supply |
| - 0.5 | \& 1.98 \& | V |
| :--- |
| V |
| V |
| V |
| V | \& \[

$$
\begin{aligned}
& I_{\text {SINK }}=1.0 \mathrm{~mA} \\
& \mathrm{I}_{\text {SOURCE }}=1.0 \mathrm{~mA}
\end{aligned}
$$
\] <br>

\hline
\end{tabular}



## AD5940/AD5941

| Parameter | Symbol | Min | Typ | Max | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Low Power Reference |  |  | 1.65 |  | $\mu \mathrm{A}$ |  |
| Low Power DACs for $\mathrm{V}_{\text {zeroo }}$ and $\mathrm{V}_{\text {biaso }}$ |  |  | 2.3 |  | $\mu \mathrm{A}$ | Low power DAC powered up, excluding load current |
| Low Power TIA and Potentiostat Amplifier |  |  | 2 |  | $\mu \mathrm{A}$ | Per amplifier, normal mode |
|  |  |  | 1 |  | $\mu \mathrm{A}$ | Per amplifier, half power mode |
| START-UP TIME |  |  |  |  |  | Processor clock $=16 \mathrm{MHz}$ |
| AFE Wake-Up |  |  | 30 |  | ms | Wake-up time to allow communication on SPI bus |
| ADC Wake-Up ${ }^{1}$ |  |  | 80 | 180 | $\mu \mathrm{s}$ | Time delay required on exiting hibernate mode before starting ADC conversions |

${ }^{1}$ Guaranteed by design, not production tested.
${ }^{2}$ Code distribution can be reduced if ADC output rate is reduced by using sinc2 filter option.
${ }^{3}$ ADC offset and gain not calibrated for high power mode in production. User calibration can eliminate this error.
${ }^{4}$ Noise can be reduced if ADC sample rate is reduced using the sinc2 filter. See Table 2 for ADC rms noise: digital filter settings.
${ }^{5}$ See Figure 8 for details.
${ }^{6}$ See Figure 10 for details.
${ }^{7}$ High speed DAC offset calibration can remove this error. See the High Speed DAC Calibration Options section for details.
${ }^{8}$ Measured using the box method.
${ }^{9}$ IOVDD can optionally be powered from a 1.8 V supply rail.

## ADC RMS NOISE SPECIFICATIONS

The internal 1.82 V reference is used for all measurements.

## ADC RMS Noise: Digital Filter Settings

Table 2 provides the rms noise specifications for the ADC with different ADC digital filter settings.
Table 2. ADC RMS Noise ${ }^{1}$

| Update <br> Rate $(\mathbf{H z})$ | Sinc3 Oversampling <br> Rate (OSR) | Sinc2 OSR | Gain = 1 rms <br> Noise $(\boldsymbol{\mu V})$ | Gain = 1.5 rms <br> Noise $(\boldsymbol{\mu V} \mathbf{V})$ | Gain = 2 rms <br> Noise $(\boldsymbol{\mu V})$ | Gain = 4 rms <br> Noise $(\boldsymbol{\mu V})$ | Gain = 9 rms <br> Noise $(\boldsymbol{\mu V})$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 200,000 | 4 | Not applicable | 72.43 | 49.732 | 37.83 | 18.93 | 8.62 |
| 9090 | 4 | 22 | 29.29 | 19.59 | 10.4 | 6.687 | 4.42 |
| 900 | 5 | 178 | 24.0 | 17.11 | 12.832 | 6.416 | 1.018 |

${ }^{1}$ Noise can be reduced if ADC sample rate is reduced using the sinc2 filter.

## ADC RMS Noise: Peak-to-Peak Effective Bits

Table 3 provides the rms and peak-to-peak effective bits based on the noise results in Table 2 for various PGA gain settings (peak-to-peak effective bits results are shown in parentheses). To calculate the rms bits, use the following equation:

$$
\log 2((2 \times \text { Input Range }) / R M S \text { Noise })
$$

where:
Input Range is the input voltage range to the ADC.
RMS Noise is the rms of the noise.
To calculate the peak-to-peak effective bits, use the following equation:
$\log 2((2 \times$ Input Range $) /(6.6 \times$ RMS Noise $))$
Table 3. ADC Effective Bits Based on RMS Noise

| Update Rate (Hz) | $\begin{array}{\|l} \hline \text { Sinc3 } \\ \text { OSR } \\ \hline \end{array}$ | Sinc2 OSR | Gain = 1 | Gain = 1.5 | Gain = 2 | Gain $=4$ | Gain $=9$ | Settling Time ${ }^{1}$ | Settling Time ${ }^{2}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 200,000 | 4 | Not applicable | $\begin{aligned} & \hline 14.6 \\ & (11.9 p-p) \end{aligned}$ | $\begin{aligned} & 15 \\ & (12.4 p-p) \end{aligned}$ | $\begin{aligned} & 14.95 \\ & (12.23 p-p) \end{aligned}$ | $\begin{aligned} & 14.95 \\ & (12.23 p-p) \end{aligned}$ | $\begin{aligned} & 14.9 \\ & (12.15 p-p) \end{aligned}$ | 16.25 ¢ | 16.25 ¢ |
| 9090 | 4 | 22 | $\begin{aligned} & 15 \\ & (13.18 p-p) \end{aligned}$ | $15 \text { (13.8 p- }$ <br> p) | $\begin{aligned} & 15 \\ & (14.09 p-p) \end{aligned}$ | $\begin{aligned} & 15 \\ & (13.73 p-p) \end{aligned}$ | $\begin{aligned} & 15 \\ & (13.15 p-p) \end{aligned}$ | 236.25 ¢ | $236.25 \mu \mathrm{~s}$ |
| 900 | 5 | 178 | $\begin{aligned} & 15 \\ & \text { (13.47 p-p) } \end{aligned}$ | $\begin{aligned} & 15 \\ & (13.96 p-p) \end{aligned}$ | $\begin{aligned} & 15 \\ & (13.8 p-p) \end{aligned}$ | $\begin{aligned} & 15 \\ & (13.79 \mathrm{p}-\mathrm{p}) \end{aligned}$ | $\begin{aligned} & 15 \\ & \text { (15 p-p) } \\ & \hline \end{aligned}$ | 2.245 ms | 37 ms |

[^0]
## AD5940/AD5941

## SPI TIMING SPECIFICATIONS

MOSI and MISO are launched on the falling edge of SCLK and sampled on the rising edge of SCLK by the host and the AD5940/AD5941, respectively. IOVDD $=2.8 \mathrm{~V}-3.6 \mathrm{~V}$ and $1.8 \mathrm{~V} \pm 10 \%$, unless otherwise noted.

Table 4.

| Parameter | Time | Unit | Description |
| :--- | :--- | :--- | :--- |
| $t_{1}$ | 190 | ns maximum | $\overline{C S}$ falling edge to MISO setup time |
| $t_{2}$ | 5 | ns minimum | $\overline{C S}$ low to SCLK setup time |
| $t_{3}$ | 40 | ns minimum | SCLK high time |
| $t_{4}$ | 40 | ns minimum | SCLK low time |
| $t_{5}$ | 62.5 | ns minimum | SCLK period |
| $t_{6}$ | 27 | ns maximum | SCLK falling edge to MISO delay |
| $t_{7}$ | 5 | ns minimum | MOSI to SCLK rising edge setup time |
| $t_{8}$ | 5 | ns minimum | MOSI to SCLK rising edge hold time |
| $t_{9}$ | 19 | ns minimum | SCLK falling edge to hold time $\overline{C S}$ |
| $t_{10}$ | 80 | ns minimum | $\overline{C S}$ high time |
| $t_{w K}$ | 22 | $\mu s$ typical | AD5940/AD5941 wake-up time (not shown in Figure 4) |

## SPI Timing Diagram



Figure 4. SPI Interface Timing Diagram

## AD5940/AD5941

## ABSOLUTE MAXIMUM RATINGS

Table 5.

| Parameter | Rating |
| :--- | :--- |
| AVDD to AGND | -0.3 V to +3.6 V |
| DVDD to DGND | -0.3 V to +3.6 V |
| IOVDD to DGND | -0.3 V to +3.6 V |
| Analog Input Voltage to AGND | -0.3 V to AVDD +0.3 V |
| Digital Input Voltage to DGND | -0.3 V to DVDD +0.3 V |
| Digital Output Voltage to DGND | -0.3 V to DVDD +0.3 V |
| AGND to DGND | -0.3 V to +0.3 V |
| Total GPIOx Pins Current | 0 mA to 30 mA |
| $\quad$ Positive | -30 mA to 0 mA |
| $\quad$ Negative | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Operating Temperature Range |  |
| Reflow Profile | $\mathrm{J}-\mathrm{STD} 020 \mathrm{E}$ (JEDEC) |
| $\quad$ Moisture Sensitivity Level 3 (MSL3) | $150^{\circ} \mathrm{C}$ |
| Junction Temperature |  |
| Electrostatic Discharge (ESD) | 2 kV |
| $\quad$ Human Body Model (HBM) | 1 kV |
| Field Induced Charged Device |  |
| $\quad$ Model (FICDM) | 100 V |
| Machine Model (MM) |  |

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

## THERMAL RESISTANCE

Thermal performance is directly linked to printed circuit board (PCB) design and operating environment. Close attention to PCB thermal design is required.
$\theta_{J A}$ is the natural convection junction to ambient thermal resistance measured in a one cubic foot sealed enclosure.
$\theta_{\mathrm{JC}}$ is the junction to case thermal resistance.
Table 6. Thermal Resistance

| ${\text { Package } \text { Type }^{1}}{ }^{2}$ | $\boldsymbol{\theta}_{\mathrm{JA}}$ | $\boldsymbol{\theta}_{\mathrm{s}}$ | Unit |
| :--- | :--- | :--- | :--- |
| CB-56-3 | 33.0702 | 0.0642 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| CP-48-4 | 32.03 | 2.85 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

${ }^{1}$ Thermal impedance simulated values are based on a JEDEC 2S2P thermal test board. See JEDEC JESD51.

## ESD CAUTION

|  | ESD (electrostatic discharge) sensitive device. <br> Charged devices and circuit boards can discharge <br> without detection. Although this product features <br> patented or proprietary protection circuitry, damage <br> may occur on devices subjected to high energy ESD. <br> Therefore, proper ESD precautions should be taken to <br> avoid performance degradation or loss of functionality. |
| :--- | :--- |

## PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



Figure 5. AD5940 Pin Configuration


NOTES

1. DNC = DO NOT CONNECT. DO NOT CONNECT TO THIS PIN. 2. EPAD. EXPOSED PAD MUST BE CONNECTED TO GND.

Figure 6. AD5941 Pin Configuration

## AD5940/AD5941

Table 7. Pin Function Descriptions

| Pin No. |  | Mnemonic | Input/Output <br> Supply | Description |
| :--- | :--- | :--- | :--- | :--- |
| AD5940 | AD5941 | AFE4 | Analog | Uncommitted Analog Front End Pin 4. <br> Uncommitted Analog Front End Pin 3. |
| A1 | 28 | 27 | AFE3 | Analog | | Uncommitted Analog Input Pin 2. This pin connects to the switch |
| :--- |
| A3 |
| An |
| A4 |
| A5 |


| Pin No. |  | Mnemonic | Input/Output Supply | Description |
| :---: | :---: | :---: | :---: | :---: |
| AD5940 | AD5941 |  |  |  |
| E1 | 21 | GPIO2 | Digital input/output | General-Purpose Input/Output Pin 2. |
| E2 | N/A | GPIO3 | Digital input/output | General-Purpose Input/Output Pin 3. |
| E3 | 29 | AGND | Ground | Analog Ground. Short this pin to Pin C4. |
| E4 to E6 | 13, 23, 25 | DGND | Ground | Digital Ground. |
| E7 | 17 | MOSI | Digital input | SPI Master Output, Slave Input. |
| E8 | 18 | MISO | Digital output | SPI Master Input Slave Output. |
| F1 | 22 | $\overline{\text { RESET }}$ | Digital input | Reset Pin, Active Low. |
| F2 | 30 | AVDD | Supply | Analog 3.3 V Circuit Power. |
| F3 | 6 | DVDD | Supply | Digital Circuit Power. |
| F4 | N/A | GPIO6 | Digital input/output | General-Purpose Input/Output Pin 6. |
| F5 | 19 | GPIOO | Digital input/output | General-Purpose Input/Output Pin 0. |
| F6 | N/A | GPIO5 | Digital input/output | General-Purpose Input/Output Pin 5. |
| F7 | 15 | $\overline{C S}$ | Digital input/output | SPI Chip Select. |
| F8 | 16 | SCLK | Digital input | SPI Clock. |
| G2 | 26 | IOVDD | Supply | Digital Input/Output Supply Pin. DVDD (Pin F3) must be driven before IOVDD is enabled. |
| G3 | 14 | DVDD_REG_1V8 | Analog | 1.8V Digital Regulator Decoupling Capacitor Pin. Connect a 470 nF capacitor to this pin. |
| G4 | N/A | GPIO7 | Digital input/output | General-Purpose Input/Output Pin 7. |
| G5 | 11 | XTALI | Digital Input | 16 MHz External Crystal Input Pin. |
| G6 | 12 | XTALO | Digital output | 16 MHz External Crystal Output Pin. |
| G7 | N/A | GPIO4 | Digital input/output | General-Purpose Input/Output Pin 4. |

## TYPICAL PERFORMANCE CHARACTERISTICS



Figure 7. Magnitude vs. Frequency, ADC 1.82 V Voltage Reference AC PSRR


Figure 8. Magnitude vs. Frequency, Low Power 2.5 V Voltage Reference AC PSRR


Figure 9. Low Power Reference (2.5 V) vs. Supply Voltage,
DCPSRR


Figure 10. High Power Reference vs. Supply Voltage, 1.11 V Voltage Reference DC PSRR


Figure 11. High Power Reference vs. Supply Voltage, ADC 1.82 V Voltage Reference DC PSRR


Figure 12. Low Power Potentiostat Input Bias Current (IBAAS) vs. REO Pin Voltage


Figure 13. Low Power TIA Input Bias Current (IBIAS) vs. Temperature


Figure 14. Low Power Potentiostat Input Bias Current vs. Temperature


Figure 15. Electrodermal Activity (EDA) Measurement Relative Error vs. Impedance


Figure 16. V ReF 1.8 V Lifetime Drift


Figure 17. VREF 2.5 V Lifetime Drift

## AD5940/AD5941

## REFERENCE TEST CIRCUIT



Figure 18. High Speed Loop Connected to Sensor (R1, R2, and R3), C1 and C2 Represent Capacitance to Ground

## THEORY OF OPERATION

The main blocks of the AD5940/AD5941 are as follows:

- Low power, dual-output, string DAC used to set the sensor bias voltage and low frequency excitation. Supports chronoamperometric and voltammetry electrochemical techniques.
- Low power potentiostat that applies the bias voltage to the sensor.
- Low power TIA that performs low bandwidth current measurements.
- High speed DAC and amplifier designed to generate excitation signals for impedance measurements up to 200 kHz.
- High speed TIA that supports wider signal bandwidth measurements.
- High performance ADC circuit (see the High Performance ADC Circuit section).
- Programmable switch matrix. The input switching of the AD5940/AD5941 allows full configurability in the connections of the external sensors (see the Programmable Switch Matrix section).
- Programmable sequencer (see the Sequencer section).
- SPI interface.
- Waveform generator designed to create sinusoid and trapezoid waveforms up to 200 kHz (see the Waveform Generator section).
- Interrupt sources that output to a GPIOx pin to alert the host controller that an interrupt event occurred (see the Interrupts).
- Digital inputs/outputs (see the Digital Inputs/Outputs section).


## CONFIGURATION REGISTERS

Table 8. Configuration Registers Summary

| Address | Name | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- |
| $0 \times 00002000$ | AFECON | AFE configuration register | $0 \times 00080000$ | R/W |
| $0 \times 000022$ F0 | PMBW | Power modes configuration register | $0 \times 00088800$ | R/W |

## Configuration Register-AFECON

Address 0x00002000, Reset: 0x00080000, Name: AFECON
Table 9. Bit Descriptions for AFECON Register

| Bits | Bit Name | Settings | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: |
| [31:22] | Reserved |  | Reserved. | 0x0 | R |
| 21 | DACBUFEN | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Enables the dc DAC buffer. This bit enables the buffer for the high impedance output of the dc DAC. <br> Disables the dc DAC buffer. <br> Enables the dc DAC buffer. | 0x0 | R/W |
| 20 | DACREFEN | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | High speed DAC reference enable. <br> Reference disable. Clear to 0 to disable the high speed DAC reference. Reference enable. Set to 1 to enable the high speed DAC reference. | 0x0 | R/W |
| 19 | ALDOILIMITEN | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Analog low dropout (LDO) regulator current limiting. This bit enables AFE analog LDO buffer current limiting. If enabled, this feature limits the current drawn from the battery while charging the capacitor on the AVDD_REG pin. Analog LDO buffer current limiting enabled. <br> Analog LDO buffer current limiting disabled. | 0x1 | R/W |
| [18:17] | Reserved |  | Reserved. | 0x0 | R |
| 16 | SINC2EN | 0 1 | ADC output $50 \mathrm{~Hz} / 60 \mathrm{~Hz}$ filter enable. This bit enables the $50 \mathrm{~Hz} / 60 \mathrm{~Hz}$ supply rejection filter. <br> Supply rejection filter disabled. Disables sinc2 ( $50 \mathrm{~Hz} / 60 \mathrm{~Hz}$ digital filter). Disable this bit for impedance measurements. <br> Supply rejection filter enabled. Enables sinc2 ( $50 \mathrm{~Hz} / 60 \mathrm{~Hz}$ digital filter). | 0x0 | R/W |
| 15 | DFTEN | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | DFT hardware accelerator enable. This bit enables the DFT hardware acceleration block. <br> DFT hardware accelerator disabled. <br> DFT hardware accelerator enabled. | 0x0 | R/W |

## AD5940/AD5941

| Bits | Bit Name | Settings | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 14 | WAVEGENEN | 0 1 | Waveform generator enable. This bit enables the waveform generator. Waveform generator disabled. The waveform generator includes a sinusoid wave and a trapezoid wave. <br> Waveform generator enabled. | 0x0 | R/W |
| 13 | TEMPCONVEN |  | ADC temperature sensor convert enable. This bit enables the temperature reading. If this bit is set to 1 , a temperature reading is initiated. When the temperature conversion is complete, the result available in the TEMPSENSDAT register. <br> Temperature reading disabled. <br> Temperature reading enabled. | 0x0 | R/W |
| 12 | TEMPSENSEN | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | ADC temperature sensor channel enable. This bit enables the temperature sensor. Temperature sensor disabled. The temperature sensor is powered down. <br> Temperature sensor enabled. The temperature sensor is powered up. Temperature readings are not performed unless TEMPCONVEN $=1$. | 0x0 | R/W |
| 11 | TIAEN |  | High speed TIA enable. This bit enables the high speed TIA. High speed TIA disabled. <br> High speed TIA enabled. | 0x0 | R/W |
| 10 | INAMPEN |  | Excitation instrumentation amplifier enable. This bit enables the instrumentation amplifier. <br> Programmable instrumentation amplifier disabled. <br> Programmable instrumentation amplifier enabled. | 0x0 | R/W |
| 9 | EXBUFEN |  | Excitation buffer enable. This bit enables the excitation buffer to drive the resistance being measured. <br> Excitation buffer disabled. <br> Excitation buffer enabled. | 0x0 | R/W |
| 8 | ADCCONVEN |  | ADC conversion start enable. ADC idle. The ADC is powered on, but is not converting. ADC conversions enabled. | 0x0 | R/W |
| 7 | ADCEN | 0 1 | ADC power enable. This bit enables the ADC. <br> ADC disabled. The ADC is powered off. <br> ADC enabled. The ADC is powered on. The ADCCONVEN bit must be set to 1 to start conversions. | 0x0 | R/W |
| 6 | DACEN | 0 | High speed DAC enable. This bit enables the high speed DAC, the corresponding reconstruction filter, and the attenuator. This bit only enables the analog block and does not include the DAC waveform generator. <br> High speed DAC disabled. <br> High speed DAC enabled. | 0x0 | R/W |
| 5 | HSREFDIS |  | High speed reference disable. This bit is the power-down signal of the high power reference. Set this bit to 1 to power down the reference. <br> High power reference enabled. <br> High power reference disabled. | 0x0 | R/W |
| [4:0] | Reserved |  | Reserved. | 0x0 | R |

## Power Mode Configuration Register—PMBW

Address 0x000022F0, Reset: 0x00088800, Name: PMBW
The power mode configuration register, PMBW, configures the high and low power system modes for the high speed DAC and ADC circuits.
Table 10. Bit Descriptions for PMBW Register

| Bits | Bit Name | Settings | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: |
| [31:4] | Reserved |  | Reserved. | 0x8880 | R |
| [3:2] | SYSBW | 00 <br> 01 <br> 10 <br> 11 | System bandwidth configure. The reconstruction filter of the high speed DAC and the antialias filter bandwidth configuration of the ADC are configured by a single register. No action for system configuration. The reconstruction filter and antialias filter are automatically configured according to the waveform generator frequency. <br> Waveform generator frequency $=50 \mathrm{kHz}$, reconstruction filter and antialias filter cutoff $=5 \mathrm{kHz}$. <br> Waveform generator frequency $=50 \mathrm{kHz}$ to 100 kHz , reconstruction filter and antialias filter cutoff $=100 \mathrm{kHz}$. <br> Waveform generator frequency $=100 \mathrm{kHz}$ to 200 kHz , reconstruction filter and antialias filter cutoff $=250 \mathrm{kHz}$. <br> Sets cutoff frequency to $50 \mathrm{kHz},-3 \mathrm{~dB}$ bandwidth. <br> Sets cutoff frequency to $100 \mathrm{kHz},-3 \mathrm{~dB}$ bandwidth. <br> Sets cutoff frequency to $250 \mathrm{kHz},-3 \mathrm{~dB}$ bandwidth. | 0x0 | R/W |
| 1 | Reserved |  | Reserved. | 0x0 | R |
| 0 | SYSHS | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Sets the high speed DAC and ADC in high power mode. <br> Low power mode. Clear this bit for impedance measurements of $<80 \mathrm{kHz}$. High speed mode. Set this bit for impedance measurements of $>80 \mathrm{kHz}$. | $0 \times 0$ | R/W |

## AD5940/AD5941

## SILICON IDENTIFICATION

The AD5940/AD5941 contains a chip ID register and a hardware revision register.
These registers can be read by software to allow users to determine the revision of the silicon currently in use. ADIID is
always equal to $0 \times 4144$. The CHIPID register contains the device identifier (Bits[15:4] and silicon revision number (Bits[3:0]). The device identifier changes with silicon revision.

## IDENTIFICATION REGISTERS

Table 11. Identification Registers Summary

| Address | Name | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- |
| $0 \times 00000400$ | ADIID | Analog Devices Inc., identification register | $0 \times 4144$ | $R$ |
| $0 \times 00000404$ | CHIPID | Chip identification register | $0 \times 5502$ | $R$ |

Analog Devices, Inc., Identification Register—ADIID
Address 0x00000400, Reset: 0x4144, Name: ADIID
Table 12. Bit Descriptions for ADIID Register

| Bits | Bit Name | Settings | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $[15: 0]$ | ADIID |  | Analog Devices identifier. Always equal to 0x4144. | $0 \times 4144$ | R |

## Chip Identification Register-CHIPID

Address 0x00000404, Reset: 0x5502, Name: CHIPID
Table 13. Bit Descriptions for CHIPID Register

| Bits | Bit Name | Settings | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $[15: 4]$ | Part ID |  | Device identifier | $0 \times 550$ | R |
| $[3: 0]$ | Revision |  | Silicon revision number | $0 \times 3$ | R |

## SYSTEM INITIALIZATION

To ensure proper operation of the AD5940/AD5941 device, an initialization sequence must be implemented after each device reset. Table 14 shows the required registers that must be written to, as well as the data that must be written to the register. If this initialization sequence is not followed correctly, the device does not function properly.

Table 14. AD5940/AD5941 Initialization

| Register Address | Data |
| :--- | :--- |
| $0 \times 0908$ | $0 \times 02 \mathrm{C} 9$ |
| $0 \times 0 \mathrm{C} 08$ | $0 \times 206 \mathrm{C}$ |
| $0 \times 21$ F0 | $0 \times 0010$ |
| $0 \times 0410$ | $0 \times 02 \mathrm{C} 9$ |
| $0 \times 0 \mathrm{~A} 28$ | $0 \times 0009$ |
| $0 \times 238 \mathrm{C}$ | $0 \times 0104$ |
| $0 \times 0 \mathrm{~A} 04$ | $0 \times 4859$ |
| $0 \times 0$ A04 | $0 \times \mathrm{F} 27 \mathrm{~B}$ |
| $0 \times 0$ A00 | $0 \times 8009$ |
| $0 \times 22$ F0 | $0 \times 0000$ |

## LOW POWER DAC

The ultra low power DAC is a dual output string DAC that sets the bias voltage of the sensor. There are two output resolution formats: 12-bit resolution ( $\mathrm{V}_{\text {biaso }}$ ) and 6-bit resolution ( $\mathrm{V}_{\text {ZEROO }}$ ).
In normal operation, the 12 -bit output sets the voltage on the reference electrode and counter electrode pins, RE0 and CE0, via the potentiostat circuit. This voltage can also be sent to the $\mathrm{V}_{\text {biaso }}$ pin by configuring the SW12 switch (see Figure 23). An external filtering capacitor can be connected to the $\mathrm{V}_{\text {BIASO }}$ pin.

The 6-bit output sets the voltage to the positive low power TIA internal node that connects to the ADC mux, LPTIA_P. The voltage on the sense electrode is equal to this pin. This voltage is referred to as $\mathrm{V}_{\text {ZEROo }}$ and can be connected to the $\mathrm{V}_{\text {ZEROO }}$ pin by configuring the SW13 switch (see Figure 23). In diagnostic mode, the $\mathrm{V}_{\text {ZEROO }}$ output can also be connected to the high speed TIA by setting Bit 5 in the LPDACCON0 register to 1.

The low power DAC reference source is a low power, 2.5 V reference.

The low power DACs are made up of two 6-bit string DACs. The main 6-bit string DAC provides the $\mathrm{V}_{\text {ZEROO }} \mathrm{DAC}$ output, and is made up of 63 resistors. Each resistor is the same value.

The main 6-bit string with the 6-bit subDAC provides the Viaso DAC output. In 12-bit mode, the MSBs select a resistor from the main string DAC. The top end of this resistor is selected as the top of the 6-bit subDAC, and the bottom end of the selected resistor is connected to the bottom of the 6-bit subDAC string, as shown in Figure 19.
The resistor matching between the 12-bit and 6-bit DACs means $64 \mathrm{LSB}_{12}\left(\mathrm{~V}_{\text {BIASO }}\right)$ is equal to one $\mathrm{LSB}_{6}\left(\mathrm{~V}_{\text {ZEROO }}\right)$.

The output voltage range is not rail to rail. Rather, it ranges from 0.2 V to 2.4 V for the 12 -bit output of the low power DAC . Therefore, the LSB value of the 12 -bit output (12-BIT DAC_LSB) is

$$
12-B I T_{-} D A C_{-} L S B=\frac{2.2 \mathrm{~V}}{2^{12}-1}=537.2 \mu \mathrm{~V}
$$

The 6-bit output range is from 0.2 V to 2.366 V . This range is not 0.2 V to 2.4 V because there is a voltage drop across R 1 in the resistor string (see Figure 19). The LSB value of the 6-bit output (6-BIT_DAC_LSB) is

$$
6-B I T \_D A C_{-} L S B=12-B I T_{-} D A C_{-} L S B \times 64=34.38 \mathrm{mV}
$$

To set the output voltage of the 12 -bit DAC, write to LPDACDAT0, Bits[11:0]. To set the 6-bit DAC output voltage, write to LPDACDAT0, Bits[17:12].

If the system clock is 16 MHz , LPDACDAT0 takes 10 clock cycles to update. If system clock is 32 kHz , LPDACDAT0 takes one clock cycle to update. Take these values into consideration when using the sequencer.
The following code demonstrates how to correctly set the LPDACDAT0 value:

SEQ_WR (REG_AFE_LPDACDAT0, 0x1234);
SEQ_WAIT(10); // Wait 10 clocks for LPDADAT0
to update
SEQ_SLP () ;
Optionally, the waveform generator described in the Waveform Generator section can be used as the DAC codes source for the low power DAC. When using the waveform generator with the low power DAC, ensure that the settling time specification of the low power DAC is not violated. The system clock source must be the 32 kHz oscillator. This feature is provided for ultra low power, always on, low frequency measurements, such as skin impedance measurements where the excitation signal is approximately 100 Hz and system power consumption needs to be $<100 \mu \mathrm{~A}$.

## LOW POWER DAC SWITCH OPTIONS

There are a number of switch options available that allow the user to configure the low power DAC for various modes of operation. These switches facilitate different use cases, such as electrochemical impedance spectroscopy. Figure 23 shows the available switches, labeled SW0 to SW4. These switches are controlled either automatically via Bit 5 in the LPDACCON0 register, or individually via the LPDACSW0 register
When LPDACCON0, Bit 5, is cleared, the switches are configured for normal mode. The SW2 switch and the SW3 switch are closed and the SW0, SW1, and SW4 switches are open. When LPDACCON0, Bit 5, is set, the switches are configured for diagnostic mode. The SW0 switch and the SW4 switch are closed and the remaining switches are open. This feature is designed for electrochemical use cases, such as continuous glucose measurement where, in normal mode, the low power TIA measures the sense electrode. Then, in diagnostic mode, the high speed TIA measures the sense electrode. By switching the $\mathrm{V}_{\text {ZEROo }}$ voltage output from the low power TIA to the high speed TIA, the effective bias on the sensor, $V_{\text {biaso }}-V_{\text {Zeroo, }}$, is unaffected. Using the high speed TIA facilitates high bandwidth measurements, such as impedance, ramp, and cyclic voltammetry.
Use the LPDACSW0 register to control the switches individually. LPDACSW0, Bit 5, must be set to 1 . Then, each switch can be individually controlled via LPDACSW0, Bits[4:0].


Figure 19. Low Power DAC Resistor String

## RELATIONSHIP BETWEEN THE 12-BIT AND 6-BIT OUTPUTS

The 12 -bit and 6 -bit outputs are mostly independent. However, the selected 12 -bit value does have a loading effect on the 6-bit output that must be compensated for in user code, particularly when the 12 -bit output level is greater than the 6 -bit output.

When the 12 -bit output is less than the 6 -bit output,

$$
\begin{aligned}
& 12-\text {-Bit DAC Output Voltage }=0.2 \mathrm{~V}+(\text { LPDACDAT0, } \\
& \text { Bits[11:0] } \left.\times 12-B I T_{-} \text {LSB_DAC }\right) \\
& 6 \text {-Bit DAC Output Voltage }=0.2 \mathrm{~V}+(\text { LPDACDAT0, } \\
& \text { Bits } \left.[17: 12] \times 6 \text {-BIT_LSB_DAC })-12-B I T \_L S B \_D A C\right)
\end{aligned}
$$

When the 12 -bit output is $\geq$ the 6 -bit output,

$$
\begin{aligned}
& 12 \text {-Bit DAC Output Voltage }=0.2 \mathrm{~V}+(\text { LPDACDAT0, } \\
& \text { Bits }[11: 0] \times 12 \text {-BIT_LSB_DAC }) \\
& 6 \text {-Bit DAC Output Voltage }=0.2 \mathrm{~V}+(\text { LPDACDAT0, } \\
& \text { Bits }[17: 12] \times 6 \text {-BIT_LSB_DAC })
\end{aligned}
$$

Therefore, in user code, it is recommended to add the following:

```
12BITCODE = LPDACDATO [11:0];
6BITCODE = LPDACDAT0 [17:12];
if (12BITCODE < (6BITCODE *64))
LPDACDAT [11:0] = (12BITCODE - 1);
```

This code ensures that the 12 -bit output voltage is equal to the 6 -bit output voltage when LPDACDAT0, Bits[11:0] $=64 \times$ LPDACDAT0, Bits[17:12].

## LOW POWER DAC USE CASES

## Electrochemical Amperometric Measurement

In an electrochemical measurement, the 12-bit output sets the voltage on the reference electrode pin via the potentiostat circuit shown in Figure 20. The voltage on the CE0 pin and RE0 pin is referred to as $V_{\text {biaso. The }} 6$-bit output sets the bias voltage on the LPTIA_P node; this output sets the voltage on the sense electrode pin, SE0. This voltage is referred to as Vzeroo. The bias voltage on the sensor effectively becomes the difference between the 12 -bit output and the 6 -bit output.


Figure 20. Electrochemical Standard Configuration

## AD5940/AD5941

## Electrochemical Impedance Spectroscopy

In many electrochemical applications, there is significant value in carrying out a diagnostic measurement. A typical diagnostic technique is to carry out an impedance measurement on the sensor. For some sensor types, the dc bias on the sensor must be maintained during the impedance measurement. The AD5940/AD5941 facilitates this dc bias. To perform this measurement, set LPDACCON0, Bit $5=1$. V $\begin{aligned} & \text { Zeroo } \\ & \text { voltage }\end{aligned}$ is set to the input of the high speed TIA and the high speed DAC generates an ac signal. The level of the ac signal is set via the $\mathrm{V}_{\text {biaso }}$ voltage output of the low power DAC, and the voltage on SE0 is maintained by $\mathrm{V}_{\text {ZEROo }}$ voltage. The high speed DAC dc buffers must also be enabled by setting AFECON, Bit 21.

## Low Power DAC in 4-Wire Isolated Impedance Measurements

For 4-wire isolated impedance measurements, such as body impedance measurements, a high frequency sinusoidal waveform is applied to the sensor via the high speed DAC. A commonmode voltage is set across the sensor using the low power DAC 6 -bit output voltage, $\mathrm{V}_{\text {Zero }}$, and the low power TIA. This configuration sets the common-mode voltage between AIN2 and AIN3 (see Figure 21). To enable this common-mode voltage setup, SWMUX, Bit 3, must be set to 1 . The Vbiaso voltage output of the low power DAC also sets the common-mode voltage for the high speed DAC excitation buffer.


Figure 21. Low Power DACs Used in a 4-Wire Impedance Measurement (HSTIA_P = Positive Output of High Speed TIA)

## LOW POWER DAC CIRCUIT REGISTERS

Table 15. Low Power TIA and Low Power DAC Registers Summary

| Address | Name | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- |
| $0 \times 00002128$ | LPDACCONO | Low power DAC configuration register | $0 \times 00000002$ | R/W |
| $0 \times 00002124$ | LPDACSW0 | Low power DAC switch control register | $0 \times 00000000$ | R/W |
| $0 \times 00002050$ | LPREFBUFCON | Low power reference configuration register | $0 \times 00000000$ | R/W |
| $0 \times 0000235 C$ | SWMUX | Common-mode switch mux select register | $0 \times 00000000$ | R/W |
| $0 \times 00002120$ | LPDACDAT0 | Low power DAC data output register | $0 \times 00000000$ | R/W |

## LPDACCONO Register—LPDACCONO

Address 0x00002128, Reset: 0x00000002, Name: LPDACCON0
Table 16. Bit Descriptions for LPDACCONO Register

| Bits | Bit Name | Settings | Description | Reset | Access |  |
| :--- | :--- | ---: | :--- | :--- | :--- | :--- |
| $[31: 7]$ | Reserved |  | Reserved. | Low power DAC data source. This bit determines the DAC waveform type. | $0 \times 0$ | R/W |
| 6 | WAVETYPE | 0 | Direct from LPDACDAT0. <br>  | 1 | Waveform generator. |  |


| Bits | Bit Name | Settings | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 5 | DACMDE | 0 | Low power DAC switch settings. This bit is the control bit for the low power DAC output switches. <br> Low power DAC switches set for normal mode (default). Clear this bit to 0 for normal output switch operation. See the Low Power DAC section for more information. Low power DAC switches set for diagnostic mode. Set this bit to 1 for diagnostic mode switch settings. See the Low Power DAC section for more information. | 0x0 | R/W |
| 4 | VZEROMUX |  | $\mathrm{V}_{\text {ZEROo }}$ voltage mux select. This bit selects the DAC output that connects to the $\mathrm{V}_{\text {ZEROo }}$ node. Ensure that the same value is written to the VBIASMUX bit. <br> $\mathrm{V}_{\text {ZEROO, }}$ 6-bit (default). Clear this bit to 0 for the $\mathrm{V}_{\text {ZEROO }}$ voltage output to be 6-bit. $\mathrm{V}_{\text {Zeroon }}$, voltage 12-bit. Set this bit to 1 for the $\mathrm{V}_{\text {ZEROO }}$ voltage output to be 12-bit. | 0x0 | R/W |
| 3 | VBIASMUX |  | $\mathrm{V}_{\text {BIAso }}$ voltage mux select. This bit selects the low power DAC output that connects to the $\mathrm{V}_{\text {BIAso }}$ node. Ensure that the same value is written to the VZEROMUX bit. Output, 12-bit (default). The 12-bit DAC is connected to $\mathrm{V}_{\text {BIASo }}$ voltage. Output, 6-bit. The 6-bit DAC is connected to $\mathrm{V}_{\text {BIASo }}$ voltage. | 0x0 | R/W |
| 2 | REFSEL | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Low power DAC reference select. <br> Selects the low power 2.5 V reference as the low power DAC reference source. Selects AVDD as the low power DAC reference source. | 0x0 | R/W |
| 1 | PWDEN |  | Low power DAC power-down. This bit powers down the control bit for the low power DAC. <br> Low Power DAC powered on. Clear this bit to 0 to power on the low power DAC. Low Power DAC powered off (default). Powers down the low power DAC and opens all switches on the low power DAC output. | 0x1 | R/W |
| 0 | RSTEN | 0 1 | Enable writes to low power DAC. Enables writes to LPDACDAT0 register. Disables low power DAC writes (default). If this bit is cleared to 0 , LPDACDAT0 is always 0 . Writes to LPDACDAT0 are disabled. <br> Enables low power DAC writes. Set this bit to 1 to enable writes to LPDACDATO. | 0x0 | R/W |

## Low Power DAC Switch Control Register-LPDACSWO

Address 0x00002124, Reset: 0x00000000, Name: LPDACSW0
Table 17. Bit Descriptions for LPDACSW0 Register

| Bits | Bit Name | Settings | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: |
| [31:6] | Reserved |  | Reserved. | 0x0 | R |
| 5 | LPMODEDIS | 0 1 | Switch control. This bit controls the switches connected to the output of the low power DAC. <br> Low power DAC switch controlled by LPDACCONO, Bit 5 (default). Clear this bit to 0 to control the switches connected to the output of the low power DAC via LPDACCONO, Bit 5. <br> Low power DAC switches override. Set this bit to 1 to overrides LPDACCONO, Bit 5. The switches connected to the Low Power DAC output are controlled via LPDACSW0, Bits[4:0]. | 0x0 | R/W |
| 4 | SW4 |  | Low power DAC SW4 switch control. <br> Disconnects the direct connection of the $V_{\text {BIASO }}$ DAC output to the positive input of the potentiostat amplifier (default). <br> Connects the $V_{\text {BASO }}$ DAC voltage output directly to the positive input of the potentiostat amplifier. | 0x0 | R/W |
| 3 | SW3 | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Low power DAC SW3 switch control. Disconnects the VBAas DAC voltage output from the low-pass filter/V ViAso pin. Connects the $V_{\text {BIASO }}$ DAC voltage output to the low-pass filter $/ V_{\text {BBASO }}$ pin (default). | 0x1 | R/W |
| 2 | SW2 | 0 1 | Low power DAC SW2 switch control. <br> Disconnects the direct connection of the $\mathrm{V}_{\text {Zeroo }}$ DAC voltage output to the low power TIA positive input (default). <br> Connects the $\mathrm{V}_{\text {ZEROo }}$ DAC voltage output directly to the low power TIA positive input. | 0x1 | R/W |

## AD5940/AD5941

| Bits | Bit Name | Settings | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | SW1 | $\begin{aligned} & 0 \\ & 1 \\ & \hline \end{aligned}$ | Low power DAC SW1 switch control. <br> Disconnects the $\mathrm{V}_{\text {ZEROO }}$ DAC voltage output from the low-pass filter $/ \mathrm{V}_{\text {ZEROo }} \mathrm{pin}$. Connects the $\mathrm{V}_{\text {ZEROo }}$ DAC voltage output to the low-pass filter $/ \mathrm{V}_{\text {zeroo }}$ pin (default). | 0x0 | R/W |
| 0 | SW0 | 0 1 | Low power DAC SW0 switch control. <br> Disconnects the $\mathrm{V}_{\text {ZERoo }}$ DAC voltage output from the high speed TIA positive input (default). <br> Connects the $\mathrm{V}_{\text {zERoo }}$ DAC voltage output to the high speed TIA positive input. | 0x0 | R/W |

## Low Power DAC Data Output Register—LPDACDAT0

Address 0x00002120, Reset: 0x00000000, Name: LPDACDAT0
Table 18. Bit Descriptions for LPDACDAT0 Register

| Bits | Bit Name | Settings | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: |
| [31:18] | Reserved |  | Reserved. | 0x0 | R |
| [17:12] | DACIN6 | $\begin{array}{r} 0 \\ 111111 \end{array}$ | Low power DAC 6-bit output data register ( $1 \mathrm{LSB}=34.375 \mathrm{mV}$ ). A value between 0 and $0 \times 3 \mathrm{~F}$ sets the 6 -bit output voltage. <br> Sets output voltage to 0.2 V . <br> Sets output voltage to 2.366 V . | 0x0 | R/W |
| [11:0] | DACIN12 | $\begin{array}{r} 0 \\ 0 x F F F \end{array}$ | Low power DAC 12-bit output data register ( $1 \mathrm{LSB}=537 \mu \mathrm{~V}$ ). A value between 0 and OxFFF sets the 12-bit output voltage. <br> Sets output voltage to 0.2 V . <br> Sets output voltage to 2.4 V . | 0x0 | R/W |

## Low Power Reference Control Register-LPREFBUFCON

Address 0x00002050, Reset: 0x00000000, Name: LPREFBUFCON
Table 19. Bit Descriptions for LPREFBUFCON Register

| Bits | Bit Name | Settings | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: |
| [31:2] | Reserved |  | Reserved. | 0x0 | R |
| 1 | LPBUF2P5DIS | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Low power output band gap buffer. This bit is normally cleared to enable the low power reference buffer. <br> Enables the low power 2.5 V buffer. <br> Powers down the low power 2.5 V buffer. | 0x0 | R/W |
| 0 | LPREFDIS | 0 1 | Low power band gap power-down bit. This bit is normally cleared to enable the low power reference. <br> Low power reference enabled. <br> Low power reference powered down. | 0x0 | R/W |

## Common-Mode Switch Mux Register—SWMUX

Address 0x0000235C, Reset: 0x00000000, Name: SWMUX
Table 20. Bit Descriptions for SWMUX Register

| Bits | Bit Name | Settings | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: |
| [31:4] | Reserved |  | Reserved. | 0x0 | R |
| 3 | CMMUX | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Common-mode resistor select for AIN2 pin and AIN3 pin. <br> Common-mode switch off. <br> Enables the common-mode switches with a $10 \mathrm{M} \Omega$ resistor to set up the common-mode voltage on the AIN2 and AIN3 pins. The voltage is driven by the low power TIA and the AIN4/LPFO pin. | 0x0 | R/W |
| [2:0] | Reserved |  | Reserved. | 0x0 | R/W |

## AD5940/AD5941

## LOW POWER POTENTIOSTAT

The AD5940/AD5941 has a low power potentiostat that sets and controls the bias voltage of an electrochemical sensor. Typically, the output of the potentiostat is connected to CE0. The noninverting input is connected to $V_{\text {biaso }}$ voltage and the inverting input is connected to RE0 as shown in Figure 20. For an electrochemical cell, the potentiostat maintains the bias voltage on the reference electrode (RE0) by sourcing or sinking current through the counter electrode (CE0).

The output of the potentiostat can be connected to various package pins through the switch matrix (see the Programmable Switch Matrix section for details). There are a number of configurable switch options around the potentiostat to provide numerous configuration options (see Figure 23).
The potentiostat can also be used a standard buffer output to output $\mathrm{V}_{\text {BIAso }}$ voltage onto CE 0 . To achieve this, the inverting input is connected to the output of the potentiostat by closing the SW10 switch, as shown in Figure 23.

## LOW POWER TIA

The AD5940/AD5941 each has a low power TIA channel that amplifies small current inputs to voltages to be measured by the ADC. The load resistor and gain resistor are internal and programmable. Select the $\mathrm{R}_{\text {TIA }}$ value that maximizes the ADC input range of $\pm 900 \mathrm{mV}$ when PGA gain is 1 or 1.5 . Refer to the Specifications section for the maximum voltage for other PGA settings.
To calculate the required gain resistor, use the following equation:

$$
I_{M A X}=\frac{0.9 \mathrm{~V}}{R_{T I A}}
$$

where:
$I_{M A X}$ is the expected full-scale input current.
$R_{\text {TIA }}$ is the required gain resistor.
There are a number of switches around the low power TIA circuitry. The LPTIASW0 register configures these switches. Figure 23 shows the available switches. When the TIAGAIN bits (Bits[9:5]) in the LPTIACON0 register are set, these switches are closed automatically. When these switches are closed, there is a force/sense circuit with a low-pass filter resistor ( $\mathrm{R}_{\text {LPF }}$ ) and a capacitor on the AIN4/LPF0 pin that acts as a resistor-capacitor (RC) delay circuit. The LPTIA0_P_LPF0 connects the output of the low power TIA low-pass filter to the ADC mux. Analog Devices recommends that the LPTIA0_P_LPF0 mux option be selected as the ADC input when using the low power TIA. It is recommended to connect a 100 nF capacitor between the RC0_0 pin and the RC0_1 pin to stabilize the low power TIA.

## LOW POWER TIA PROTECTION DIODES

Back to back protection diodes are connected in parallel with the $\mathrm{R}_{\text {TIA }}$ resistor. These diodes are connected or disconnected by closing or opening SW0, controlled by LPTIASW0, Bit 0 . These diodes are intended for use when switching $\mathrm{R}_{\text {TIA }}$ gain settings to amplify small currents to prevent saturation of the TIA. These diodes have a leakage current specification dependent on the voltage across the diodes. If the differential voltage across the diodes is $>200 \mathrm{mV}$, leakage can be $>1 \mathrm{nA}$. If the voltage is $>500 \mathrm{mV}$, leakage can be $>1 \mu \mathrm{~A}$.
from the low power TIA is greater than the overcurrent limit protection specified in Table 1, the amplifiers clamp the current to this limit. If a sensor attempts to source or sink more than the overcurrent limit during startup, the amplifier clamps the output current. Do not use this feature more frequently or for longer than specified in Table 1.

## Low Power TIA Force/Sense Feature

The LPTIACON0[9:5] bits select different gain resistor values for the low power TIA, labeled as RTiA in Figure 23. The force and sense connections shown on the feedback path of the low power TIA are used to avoid voltage $(\mathrm{I} \times \mathrm{R})$ drops on the switches, which select different $\mathrm{R}_{\text {TIA }}$ settings for the internal $\mathrm{R}_{\text {TIA }}$.

## USING AN EXTERNAL RTIA

To use an external $\mathrm{R}_{\text {TIA }}$ resistor, take the following steps:

1. Connect an external $\mathrm{R}_{\text {TIA }}$ resistor across the RC0_0 pin and the RC0_1 pin.
2. Clear LPTIACON0, Bits[9:5] $=0$ to disconnect the internal $\mathrm{R}_{\text {TIA }}$ resistor from the TIA output terminal.
3. Close the SW9 switch by setting LPTIASW0, Bit $9=1$. When using the internal $\mathrm{R}_{\text {TIA }}$ resistor, open the SW9 switch.
4. Connect an external capacitor in parallel with an external $\mathrm{R}_{\text {tiA }}$ resistor to maintain loop stability. The recommended value of this external capacitor is 100 nF .

## RECOMMENDED SWITCH SETTINGS FOR VARIOUS OPERATING MODES

Table 21 describes the recommended switch settings in the low power potentiostat loop for various measurement types. For all measurement types, setting the switch to 1 closes the switch and setting the switch to 0 opens the switch. LPTIASW0[13:0] controls SW13 to SW0, as shown in Figure 23. Figure 22 shows the relationship between the $\mathrm{R}_{\text {LOAD }}$ and $\mathrm{R}_{\text {GAIN }}$ settings for the LPTIA. R LOAD is configured by setting LPTIACON0 [12:10]. $\mathrm{R}_{\text {Gain }}$ is configured by LPTIACON0[9:5]. When $\mathrm{R}_{\text {LOAD }}$ is large, it uses resistors from the $\mathrm{R}_{\text {GAIN }}$ bank, reducing the size of $\mathrm{R}_{\text {GAIN }}$. See descriptions in the LPTIACON0 bit fields (Table 22 and Table 24) for details.

## Current-Limit Feature of the Low Power TIA and Potentiostat amplifier

In addition to the protection diode, the low power TIA also has a built in current limiting feature. If the current sourced or sunk


Figure 22. LPTIA R ROAD and $R_{G A I N}$ Configuration

Table 21. Recommended Switch Settings in Low Power Potentiostat Loop

| Measurement Name | LPDACCONO, Bit 5 | LPDACSW0, Bits[5:0] | LPTIASWO, Bits[13:0] | Description |
| :---: | :---: | :---: | :---: | :---: |
| Amperometric Mode | 0 | $0 \mathrm{XXX}{ }^{1}$ | $\begin{aligned} & \text { 0x302C or 0b11 } \\ & 000000101100 \end{aligned}$ | Normal dc current measurement. External capacitors to the $\mathrm{V}_{\text {biaso }}$ and $\mathrm{V}_{\text {zeroo }}$ DACs are connected. |
| Amperometric Mode with Diode Protection | 0 | $0 \times X X{ }^{1}$ | $\begin{aligned} & \text { 0x302D or 0b11 } \\ & 000000101101 \end{aligned}$ | Normal dc current measurement with the low power TIA back to back diode protection enabled. External capacitors to $\mathrm{V}_{\text {biaso }}$ and $\mathrm{V}_{\text {Zeroo }}$ are connected. |
| Amperometric Mode with Short Switch Enabled | 0 | $0 x X X^{1}$ | $\begin{aligned} & 0 \times 302 \mathrm{E} \text { or } 0 b 11 \\ & 000000101110 \end{aligned}$ | Normal dc current measurement with short switch protection enabled. SW1 is closed to connect the SEO input to the output of the low power TIA. External capacitors to $\mathrm{V}_{\text {Biaso }}$ and $\mathrm{V}_{\text {Zeroo }}$ are connected. This setting is useful if the external sensor must be charged after a power-up and many currents are flowing in and out of the SEO pin. |
| Amperometric Mode for Zero Biased Sensor | 0 | $0 x X{ }^{1}$ | $\begin{aligned} & 0 \times 306 C \text { or 0b11 } \\ & 000001101100 \end{aligned}$ | Amperometric mode with SW6 configured to set sensors on the REO and SEO electrodes to the VBIASO level. Potentiostat inverting and low power TIA noninverting inputs are shorted. This mode gives the best noise performance for zero bias voltage sensors. |
| Amperometric Mode for Two-Lead Sensor | 0 | $0 x X X^{1}$ | $\begin{aligned} & 0 \times 342 \mathrm{C} \text { or 0b11 } \\ & 010000101100 \end{aligned}$ | Amperometric mode with SW10 closed to short CEO to REO internally. |
| Chronoamperometry (Low Power Pulse Test) Using Low Power TIA | 1 | 0x32 | $\begin{aligned} & 0 \times 0014 \text { or 0b00 } \\ & 000000010100 \end{aligned}$ | VBIASo output generates pulse to CE0 electrode. Capacitors on low power DACs are disconnected. Low power TIA measures SEO current response. |
| Chronoamperometry (Full Power Pulse Test) Using High Speed TIA on SEO | 1 | $0 \times 31$ | $\begin{aligned} & 0 \times 0094 \text { or } 0 \text { b00 } \\ & 000010010100 \end{aligned}$ | $V_{\text {BIASo }}$ output generates pulse to CEO electrode. Capacitors on $\mathrm{V}_{\text {BIASo }}$ and $\mathrm{V}_{\text {ZERoo }}$ are disconnected. High speed TIA measures SEO current response. |
| Voltammetry (Full Power Pulse Test) Using High Speed TIA | 1 | $0 \times 31$ | $\begin{aligned} & \text { 0x0094 or 0b00 } \\ & 000010010100 \end{aligned}$ | $V_{\text {BIASO }}$ output generates pulse to CEO electrode. Capacitors on $V_{\text {biaso }}$ and $V_{\text {zeroo }}$ are disconnected. High speed TIA measures SEO or DEO current response. High speed TIA resistors and switches are configured separately. |
| Potentiostat and Low Power TIA in Unity-Gain Mode (Test Mode) | 0 | $0 x X^{1}$ | $\begin{aligned} & \text { 0x04A4 or 0b00 } \\ & 010010100100 \end{aligned}$ | Potentiostat in unity-gain mode, output to CEO pin. Low power TIA in unity-gain mode, output to RC0_1 pin. This mode is useful for checking the $\mathrm{V}_{\text {BIASo }}$ or $\mathrm{V}_{\text {zeroo }}$ DAC outputs. |

[^1]
## AD5940/AD5941



Figure 23. Low Bandwidth Loop Switches

## LOW POWER TIA CIRCUITS REGISTERS

Table 22. Low Power TIA and DAC Registers Summary

| Address | Name | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- |
| $0 \times 000020$ E4 | LPTIASW0 | Low power TIA switch configuration | $0 \times 00000000$ | R/W |
| $0 \times 000020$ EC | LPTIACON0 | Low power TIA control bits, Channel 0 | $0 \times 00000003$ | R/W |

## Low Power TIA Switch Configuration Register—LPTIASWO

Address 0x000020E4, Reset: 0x000000000, Name: LPTIASW0
Table 23. Bit Descriptions for LPTIASW0 Register

| Bits | Bit Name | Settings | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: |
| [31:16] | Reserved |  | Reserved. | 0x0 | R |
| 15 | RECAL | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | SW15 switch control, active high. Opens switch. <br> Closes switch. | 0x0 | R/W |
| 14 | Reserved |  | Reserved. | 0x0 | R/W |
| 13 | SW13 | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | SW13 switch control, active high. Opens switch. Closes switch. | 0x0 | R/W |
| 12 | SW12 | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | SW12 switch control, active high. Opens switch. <br> Closes switch. | 0x0 | R/W |
| 11 | SW11 | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | SW11 switch control, active high. Opens switch. <br> Closes switch. | 0x0 | R/W |
| 10 | SW10 | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | SW10 switch control, active high. Opens switch. <br> Closes switch. | 0x0 | R/W |
| 9 | SW9 | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | SW9 switch control, active high. Opens switch. Closes switch. | 0x0 | R/W |
| 8 | SW8 | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | SW8 switch control, active high. Opens switch. Closes switch. | 0x0 | R/W |
| 7 | SW7 | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | SW7 switch control, active high. Opens switch. <br> Closes switch. | 0x0 | R/W |
| 6 | SW6 | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | SW6 switch control, active high. Opens switch. <br> Closes switch. | 0x0 | R/W |
| 5 | SW5 | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | SW5 switch control, active high. Opens switch. Closes switch. | 0x0 | R/W |
| 4 | SW4 | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | SW4 switch control, active high. Opens switch. Closes switch. | 0x0 | R/W |
| 3 | SW3 | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | SW3 switch control, active high. Opens switch. <br> Closes switch. | 0x0 | R/W |
| 2 | SW2 | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | SW2 switch control, active high. Opens switch. <br> Closes switch. | 0x0 | R/W |

## AD5940/AD5941

| Bits | Bit Name | Settings | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 1 | SW1 |  | SW1 switch control, active high. | Opens switch. | R/W |
|  |  | 1 | Closes switch. |  |  |
| 0 | SW0 | 0 | SW0 switch control, active high. | Opens switch. | Closes switch. |
|  |  | 1 | Cla | R/W |  |
|  |  |  |  |  |  |

## Low Power TIA Control Bits, Channel 0 Register-LPTIACONO

Address 0x000020EC, Reset: 0x00000003, Name: LPTIACON0
Table 24. Bit Descriptions for LPTIACON0 Register

| Bits | Bit Name | Settings | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: |
| [31:16] | Reserved |  | Reserved. | 0x0 | R |
| [15:13] | TIARF | $\begin{array}{r} 0 \\ \\ 1 \\ 10 \\ 11 \\ 100 \\ 101 \\ 110 \\ 111 \end{array}$ | These bits set the low-pass filter resistor (RLPF) and configure the low power TIA output low-pass filter cutoff frequency. <br> Disconnects the TIA output from the low-pass filter pin (LPFO), which is useful for diagnostics where a fast response is required from the ADC. This setting disconnects the low power TIA output from the low-pass filter capacitor. <br> Bypass resistor; $0 \Omega$ option. <br> $20 \mathrm{k} \Omega$. <br> $100 \mathrm{k} \Omega$. <br> $200 \mathrm{k} \Omega$. <br> $400 \mathrm{k} \Omega$. <br> $600 \mathrm{k} \Omega$. <br> $1 \mathrm{M} \Omega$; recommended value for optimal dc current measurement performance. This setting is the lowest cutoff frequency setting for the low-pass filter. | 0x0 | R/W |
| [12:10] | TIARL | $\begin{array}{r} 0 \\ 1 \\ 10 \\ 11 \\ 100 \\ 101 \\ 110 \\ 111 \end{array}$ | ```These bits set Rload. \(0 \Omega\). \(10 \Omega\). \(30 \Omega\). \(50 \Omega\). \(100 \Omega\). \(1.6 \mathrm{k} \Omega\); RTIA must be \(\geq 2 \mathrm{k} \Omega\). \(3.1 \mathrm{k} \Omega\); RTIA must be \(\geq 4 \mathrm{k} \Omega\). \(3.6 \mathrm{k} \Omega\); \(\mathrm{R}_{\mathrm{TIA}}\) must be \(\geq 4 \mathrm{k} \Omega\).``` | 0x0 | R/W |
| [9:5] | TIAGAIN | $\begin{array}{r} 0 \\ 1 \\ 10 \\ 11 \\ 100 \\ 101 \\ 110 \\ 111 \\ 1000 \end{array}$ | These bits set the $\mathrm{R}_{\mathrm{TI}}$. <br> Disconnects the Rtia. <br> $200 \Omega$. The RTA is combination of R ROAD and a fixed series $110 \Omega$. Assumes R ROAD $=10 \Omega$. Set by the TIARL bits. R $R_{T A A}=100 \Omega-R_{\text {LOAD }}+110 \Omega$. The fixed overall $R_{T A A}=200 \Omega$. <br> $1 \mathrm{k} \Omega$. If RLOAD $\leq 100 \Omega, R_{T A}=(100 \Omega-$ RLOAD $)+1 \mathrm{k} \Omega$. If RLOAD $>100 \Omega, R_{T A A}=1 \mathrm{k} \Omega-$ (RLOAD - $100 \Omega$ ). <br> $2 \mathrm{k} \Omega$. If $R_{\text {LOAD }} \leq 100 \Omega, R_{T I A}=\left(100 \Omega-R_{\text {LOAD }}\right)+2 \mathrm{k} \Omega$. If $R_{\text {LOAD }}>100 \Omega, \mathrm{R}_{T A A}=2 \mathrm{k} \Omega-$ (RLOAD - $100 \Omega$ ). <br> $3 \mathrm{k} \Omega$. If $R_{\text {LOAD }} \leq 100 \Omega, R_{T I A}=\left(100 \Omega-R_{\text {LOAD }}\right)+3 \mathrm{k} \Omega$. If $R_{\text {LOAD }}>100 \Omega, R_{T A A}=3 \mathrm{k} \Omega-$ ( $R_{\text {LOAD }}-100 \Omega$ ). <br> $4 \mathrm{k} \Omega$. If RLOAD $\leq 100 \Omega$, RTIA $=(100 \Omega-$ RLOAD $)+4 \mathrm{k} \Omega$. If RLOAD $>100 \Omega, \mathrm{R}_{T A}=4 \mathrm{k} \Omega-$ ( $R_{\text {LOAD }}-100 \Omega$ ). <br> $6 \mathrm{k} \Omega$. If $R_{\text {LOAD }} \leq 100 \Omega, R_{T A}=\left(100 \Omega-R_{\text {LOAD }}\right)+6 \mathrm{k} \Omega$. If $R_{\text {LOAD }}>100 \Omega, R_{T A A}=6 \mathrm{k} \Omega-$ (RLoad - $100 \Omega$ ). <br> $8 \mathrm{k} \Omega$. If $R_{\text {LOAD }} \leq 100 \Omega, R_{T A A}=\left(100 \Omega-R_{\text {LOAD }}\right)+8 \mathrm{k} \Omega$. If $R_{\text {LOAD }}>100 \Omega, \mathrm{R}_{T A}=8 \mathrm{k} \Omega-$ ( $R_{\text {LOAD }}-100 \Omega$ ). <br> $10 \mathrm{k} \Omega$. If $R_{\text {LOAD }} \leq 100 \Omega, R_{T A}=(100 \Omega-$ RLOAD $)+10 \mathrm{k} \Omega$. If $R_{\text {LOAD }}>100 \Omega, R_{\text {TIA }}=$ $10 \mathrm{k} \Omega-($ RLOAD $-100 \Omega)$. | 0x0 | R/W |


| Bits | Bit Name | Settings | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 1001 | $\begin{aligned} & 12 \mathrm{k} \Omega \text {. If } \mathrm{R}_{\text {LOAD }} \leq 100 \Omega, \mathrm{R}_{\text {TTA }}=\left(100 \Omega-\text { R }_{\text {LOAD }}\right)+12 \mathrm{k} \Omega \text {. If } R_{\text {LOAD }}>100 \Omega, \mathrm{R}_{T A}= \\ & 12 \mathrm{k} \Omega-(\text { RLOAD }-100 \Omega) \text {. } \end{aligned}$ |  |  |
|  |  | 1010 | $\begin{aligned} & 16 \mathrm{k} \Omega \text {. If } R_{\text {LLAD }} \leq 100 \Omega, R_{T A A}=\left(100 \Omega-R_{\text {LOAD }}\right)+16 \mathrm{k} \Omega \text {. If } R_{\text {LOAD }}>100 \Omega, R_{T A A}= \\ & 16 \mathrm{k} \Omega-\left(R_{\text {LOAD }}-100 \Omega\right) \text {. } \end{aligned}$ |  |  |
|  |  | 1011 | $\begin{aligned} & 20 \mathrm{k} \Omega \text {. If } R_{\text {LOAD }} \leq 100 \Omega, R_{T I A}=\left(100 \Omega-R_{\text {LOAD }}\right)+20 \mathrm{k} \Omega \text {. If } R_{\text {LOAD }}>100 \Omega, R_{T A A}= \\ & 20 \mathrm{k} \Omega-\left(R_{\text {LOAD }}-100 \Omega\right) . \end{aligned}$ |  |  |
|  |  | 1100 | $\begin{aligned} & 24 \mathrm{k} \Omega \text {. If } R_{\text {LOAD }} \leq 100 \Omega, R_{T I A}=\left(100 \Omega-R_{\text {LOAD }}\right)+24 \mathrm{k} \Omega \text {. If R } R_{\text {LOAD }}>100 \Omega \text {, RTAA }= \\ & 24 \mathrm{k} \Omega-\left(R_{\text {LOAD }}-100 \Omega\right) . \end{aligned}$ |  |  |
|  |  | 1101 | $\begin{aligned} & 30 \mathrm{k} \Omega \text {. If } R_{\text {LOAD }} \leq 100 \Omega \text {, } R_{T I A}=\left(100 \Omega-R_{\text {LOAD }}\right)+30 \mathrm{k} \Omega \text {. If } R_{\text {LOAD }}>100 \Omega, R_{T A A}= \\ & 30 \mathrm{k} \Omega-\left(R_{\text {LOAD }}-100 \Omega\right) \text {. } \end{aligned}$ |  |  |
|  |  | $1110$ | $\begin{aligned} & 32 \mathrm{k} \Omega \text {. If } R_{\text {LOAD }} \leq 100 \Omega \text {, } R_{T I A}=\left(100 \Omega-R_{\text {LOAD }}\right)+32 \mathrm{k} \Omega \text {. If } R_{\text {LOAD }}>100 \Omega, R_{T A A}= \\ & 32 \mathrm{k} \Omega-\left(R_{\text {LOAD }}-100 \Omega\right) \text {. } \end{aligned}$ |  |  |
|  |  | 1111 | $\begin{aligned} & 40 \mathrm{k} \Omega \text {. If RLOAD } \leq 100 \Omega \text {, RTAA }=(100 \Omega-\text { RLOAD })+40 \mathrm{k} \Omega \text {. If RLOAD }>100 \Omega \text {, RTIA }= \\ & 40 \mathrm{k} \Omega-\left(R_{\text {LOAD }}-100 \Omega\right) \text {. } \end{aligned}$ |  |  |
|  |  | $10000$ | $\begin{aligned} & 48 \mathrm{k} \Omega \text {. If } R_{\text {LOAD }} \leq 100 \Omega \text {, } R_{T I A}=\left(100 \Omega-R_{\text {LOAD }}\right)+48 \mathrm{k} \Omega \text {. If R RLOAD }>100 \Omega, R_{T I A}= \\ & 48 \mathrm{k} \Omega-\left(R_{\text {LOAD }}-100 \Omega\right) . \end{aligned}$ |  |  |
|  |  | $10001$ | $\begin{aligned} & 64 \mathrm{k} \Omega \text {. If } R_{\text {LOAD }} \leq 100 \Omega, R_{T I A}=\left(100 \Omega-R_{\text {LOAD }}\right)+64 \mathrm{k} \Omega \text {. If R ROAD }>100 \Omega, R_{\text {TIA }}= \\ & 64 \mathrm{k} \Omega-\left(R_{\text {LOAD }}-100 \Omega\right) . \end{aligned}$ |  |  |
|  |  | $10010$ | $\begin{aligned} & 85 \mathrm{k} \Omega \text {. If } R_{\text {LOAD }} \leq 100 \Omega, R_{T I A}=\left(100 \Omega-R_{\text {LOAD }}\right)+85 \mathrm{k} \Omega \text {. If } R_{\text {LOAD }}>100 \Omega, R_{T A A}= \\ & 85 \mathrm{k} \Omega-\left(R_{\text {LOAD }}-100 \Omega\right) . \end{aligned}$ |  |  |
|  |  | $10011$ | $\begin{aligned} & 96 \mathrm{k} \Omega \text {. If } R_{\text {LOAD }} \leq 100 \Omega, R_{T I A}=\left(100 \Omega-R_{\text {LOAD }}\right)+96 \mathrm{k} \Omega \text {. If R ROAD }>100 \Omega, R_{T I A}= \\ & 96 \mathrm{k} \Omega-\left(R_{\text {LOAD }}-100 \Omega\right) \text {. } \end{aligned}$ |  |  |
|  |  | 10100 | $\begin{aligned} & 100 \mathrm{k} \Omega \text {. If } R_{\text {LOAD }} \leq 100 \Omega, R_{T A A}=\left(100 \Omega-R_{\text {LOAD }}\right)+100 \mathrm{k} \Omega \text {. If } R_{\text {LOAD }}>100 \Omega, R_{T A A}= \\ & 100 \mathrm{k} \Omega-\left(R_{\text {LOAD }}-100 \Omega\right) \text {. } \end{aligned}$ |  |  |
|  |  | 10101 | $\begin{aligned} & 120 \mathrm{k} \Omega \text {. If } R_{\text {LOAD }} \leq 100 \Omega, R_{T A A}=\left(100 \Omega-R_{\text {LOAD }}\right)+120 \mathrm{k} \Omega \text {. If } R_{\text {LOAD }}>100 \Omega, R_{T A A}= \\ & 120 \mathrm{k} \Omega-\left(R_{\text {LOAD }}-100 \Omega\right) \text {. } \end{aligned}$ |  |  |
|  |  | 10110 | $\begin{aligned} & 128 \mathrm{k} \Omega \text {. If } R_{\text {LOAD }} \leq 100 \Omega, R_{T I A}=\left(100 \Omega-R_{\text {LOAD }}\right)+128 \mathrm{k} \Omega \text {. If } R_{\text {LOAD }}>100 \Omega, R_{T A A}= \\ & 128 \mathrm{k} \Omega-\left(R_{\text {LOAD }}-100 \Omega\right) \text {. } \end{aligned}$ |  |  |
|  |  | $10111$ | $\begin{aligned} & 160 \mathrm{k} \Omega \text {. If RLOAD } \leq 100 \Omega, R_{T I A}=(100 \Omega-\text { RLOAD })+160 \mathrm{k} \Omega \text {. If RLOAD }>100 \Omega, \mathrm{R}_{T I A}= \\ & 160 \mathrm{k} \Omega-\left(R_{\text {LOAD }}-100 \Omega\right) \text {. } \end{aligned}$ |  |  |
|  |  | $11000$ | $\begin{aligned} & 196 \mathrm{k} \Omega \text {. If } R_{\text {LOAD }} \leq 100 \Omega \text {, } R_{T I A}=\left(100 \Omega-R_{\text {LOAD }}\right)+196 \mathrm{k} \Omega \text {. If } R_{\text {LOAD }}>100 \Omega, R_{T A A}= \\ & 196 \mathrm{k} \Omega-(\text { RLOAD } 100 \Omega) \text {. } \end{aligned}$ |  |  |
|  |  | $11001$ | $\begin{aligned} & 256 \mathrm{k} \Omega \text {. If } R_{\text {LOAD }} \leq 100 \Omega \text {, } R_{T I A}=\left(100 \Omega-R_{\text {LOAD }}\right)+256 \mathrm{k} \Omega \text {. If R ROAD }>100 \Omega, R_{T A A}= \\ & 256 \mathrm{k} \Omega-\left(R_{\text {LOAD }}-100 \Omega\right) \text {. } \end{aligned}$ |  |  |
|  |  | 11010 | $\begin{aligned} & 512 \mathrm{k} \Omega \text {. If R RLOAD } \leq 100 \Omega \text {, RTIA }=(100 \Omega-\text { RLOAD })+512 \mathrm{k} \Omega \text {. If RLOAD }>100 \Omega \text {, RTAA }= \\ & 512 \mathrm{k} \Omega-(\text { RLOAD }=100 \Omega) . \end{aligned}$ |  |  |
| [4:3] | IBOOST | 00 <br> 01 <br> 10 <br> 11 | Current boost control. <br> Normal mode. <br> Increase amplifier output stage current to quickly charge external capacitor load. This setting is intended for use with high current sensors. <br> Double TIA and potentiostat amplifier overall quiescent current and increase amplifier bandwidth. This setting is useful for diagnostic tests. <br> Double TIA and potentiostat amplifier overall quiescent current and increase output stage current. This setting increases amplifier bandwidth and output current capability. | 0x0 | R/W |
| 2 | HALFPWR | 0 1 | Half power mode select. This control bit reduces the active power consumption of the TIA and potentiostat amplifier for Sensor Channel 0. <br> Normal mode (default). <br> Reduces and TIA current by half. | 0x0 | R/W |
| 1 | PAPDEN | 0 1 | Potentiostat amplifier power-down. Low power potentiostat power-down control bit. Power-up. <br> Power-down. | 0x1 | R/W |
| 0 | TIAPDEN | 0 1 | TIA power-down. Low power TIA power-down control bit. Power-up. <br> Power-down. | 0x1 | R/W |

## HIGH SPEED DAC CIRCUITS

The 12-bit high speed DAC generates an ac excitation signal when measuring the impedance of an external sensor. Control the DAC output signal directly by writing to a data register or by using the automated waveform generator block. The high speed DAC signal is fed to an excitation amplifier designed specifically to couple the ac signal on top of the normal dc bias voltage of a sensor.

## HIGH SPEED DAC OUTPUT SIGNAL GENERATION

There are two ways of setting the output voltage of the high speed DAC, as follows:

- A direct write to the DAC code register, HSDACDAT. This register is a 12 -bit register where the most significant bit (MSB) is a sign bit. Writing 0x800 results in a 0 V output. Writing $0 \times 200$ results in negative full-scale, and writing 0 xE 00 results in positive full-scale.
- Use the automatic waveform generator. The waveform generator can be programmed to generate fixed frequency, fixed amplitude signals including, sine, trapezoid, and square wave signals. If the user selects the sine wave, options exist to adjust the offset and phase of the output signal.


## POWER MODES OF THE HIGH SPEED DAC CORE

The reference source of the high speed DAC is an internal 1.82 V precision reference voltage (VREF_1V82 pin). There are three basic modes of operation for the high speed DAC that trade off between power consumption vs. output speed: low power mode, high power mode, and hibernate mode. The high speed DAC can also be placed into hibernate mode when inactive.

## Low Power Mode

Low power mode is used when the high speed DAC output signal frequency is $<80 \mathrm{kHz}$.
When configuring the high speed DAC for low power mode, take the following steps:

1. Clear the PMBW register $(\operatorname{Bit} 0=0)$.
2. In this mode, the system clock to the high speed DAC and the ADC is 16 MHz .
3. Ensure that CLKSEL, Bits [1:0] $=0$ to select a 16 MHz , internal, high frequency oscillator clock source. Ensure the system clock divide ratio is 1 (CLKCON0, Bits[5:0] $=0$ or 1 .
4. If the internal high speed oscillator is selected as the system clock source, ensure that the 16 MHz option is selected. Set HSOSCCON, Bit $2=1$.

## High Power Mode

High power mode increases the bandwidth supported by the high speed DAC amplifiers. Use high power mode when the high speed DAC frequency is greater than 80 kHz . To enter high power mode, a number of register writes are required.
To configure the high speed DAC for high power mode, take the following steps:

1. Set the PMBW register, Bit $0=1$. Power consumption is increased, but the output signal bandwidth increases to a maximum of 200 kHz . In high power mode, the system clock to the DAC and the ADC is 32 MHz .
2. Ensure that CLKSEL Bits[1:0] select a 32 MHz clock source. For example, to select an internal high speed oscillator, set CLKSEL Bits[1:0] $($ SYSCLKSEL $)=00$. Ensure that the system clock divide ratio is 1 (CLKCON0 Bits[5:0] $=0$ or 1 ).
3. If the internal high speed oscillator is selected as the system clock source, ensure that the 32 MHz option is selected. Clear HSOSCCON, Bit $2=0$.

## Hibernate Mode

When the AD5940/AD5941 enter hibernate mode, the clocks to the high speed DAC circuits are clock gated to save power. When in active mode and the high speed DAC is not in use, disable the clocks to save power.

## HIGH SPEED DAC FILTER OPTIONS

The output stage of the high speed DAC features a configurable reconstruction filter. The configuration of the reconstruction filter is dependent on the output signal frequency of the DAC.

Bits[3:2] in the PMBW register configure the 3 dB cutoff frequency of the reconstruction filter. Ensure that the cutoff frequency is higher than the required DAC output frequency.

- PMBW Bits[3:2] = 01 for optimal performance if the DAC update frequency is $\leq 50 \mathrm{kHz}$.
- PMBW Bits[3:2] = 10 for optimal performance if the DAC update rate is $\leq 100 \mathrm{kHz}$.
- PMBW Bits[3:2] = 11 for optimal performance if the DAC update rate is up to 250 kHz .


Figure 24. High Speed DAC Block

## HIGH SPEED DAC OUTPUT ATTENUATION OPTIONS

Scaling options to modify the output signal amplitude to the sensor are present for the high speed DAC output. The output of the 12-bit DAC string is $\pm 300 \mathrm{mV}$ before any attenuation or gain. At the DAC output, there is a gain stage of 1 or 0.2 . At the PGA stage, there are gain options of 2 or 0.25 . Table 29 describes the available gain options and the corresponding output voltage ranges.

## HIGH SPEED DAC EXCITATION AMPLIFIER

Figure 25 illustrates the operation of the excitation amplifier and its connection to the switch matrix. There are four inputs to the excitation amplifier: DACP, DACN, positive (P), and negative $(\mathrm{N})$. The high speed DAC is a differential output DAC where the positive and negative inputs feed directly to the excitation amplifier.


Figure 25. High Speed DAC Excitation Amplifier
The voltage difference between these two outputs sets the peak-to-peak voltage on the output waveform. The P and N inputs maintain the stability of the excitation amplifier by providing a feedback path from the sensor, and set the common-mode for the high speed DAC output. Under normal circumstances, the common mode is set by the $V_{\text {zeroo }}$ output connected to the N input. There is also an option to apply a dc bias voltage to the sensor and couple an ac signal onto this bias, as shown in Figure 26.


Figure 26. Sensor Excitation Signal
An option is available if the sensor requires a bias voltage between the counter and sense electrode. V biaso sets the voltage on the counter electrode (the common-mode voltage of the high speed DAC ) and $\mathrm{V}_{\text {Zeroo }}$ sets the voltage on the sense electrode. $\mathrm{V}_{\text {Zeroo }}$ must be connected to the positive terminal on the high speed TIA (HSTIACON, Bits[1:0] = 01). The dc buffers of the DAC must also be enabled by setting AFECON, Bit 21. With this configuration, a waveform can be achieved, as shown in Figure 26. The
bias across the sensor is effectively the difference between $V_{\text {biaso }}$ and $V_{\text {Zeroo }}$.
Note that the high speed DAC signal chain must never be used in conjunction with the low power TIA. The high speed DAC can become unstable, leading to incorrect measurements.

## COUPLING AN AC SIGNAL FROM THE HIGH SPEED DAC TO THE DC LEVEL SET BY THE LOW POWER DAC

The AD5940/AD5941 contain a low power potentiostat channel to configure an electrochemical sensor. In normal operation, the bias voltage of the sensor between the RE0 and SE0 electrodes is set by the low power DAC outputs, Vbiaso and Vzeroo, where Vbiaso sets the bias to the potentiostat and the voltage on the CE0 pin. $V_{\text {zeroo }}$ sets the bias voltage on the low power TIA and the SE0 pin. The high speed DAC circuit is not used. However, for ac impedance measurements, the output of the excitation amplifier must be connected to the CE0 pin. The potentiostat must be disconnected so that the entire signal comes from the excitation amplifier output. The high speed TIA is connected to the SE0 pin and the low power TIA is disconnected. The sensor bias must then be set by the high speed TIA and the excitation amplifier.
To set the sensor bias, take the following steps:

1. The $\mathrm{V}_{\text {Zeroo }}$ output of the low power DAC must be connected to the noninverting input of the high speed TIA (HSTIACON, Bits $[1: 0]=01$ ), which sets the voltage on the SE0 pin, or whichever pin is connected to the inverting input of the high speed TIA via the switch matrix.
2. The DAC dc buffers must be enabled (AFECON, Bit $21=1$ ). Figure 25 shows the connection of the dc buffers to the excitation amplifier. These buffers enable the low power DAC outputs to drive the required bias voltage to the excitation amplifier and the high speed TIA.
3. The dc bias is the difference between $V_{\text {biaso }}$ and $V_{\text {zeroo. }}$

## AVOIDING INCOHERENCY ERRORS BETWEEN EXCITATION AND MEASUREMENT FREQUENCIES DURING IMPEDANCE MEASUREMENTS

The following settings are recommended to avoid incoherency errors between excitation and measurement frequencies during impedance measurements:

- The Hanning window is always on (DFTCON Bit $0=1$ ).
- In low power mode, the high speed DAC update rate is $16 \mathrm{MHz} \div 7$ (HSDACCON Bits[8:1] $=0 \times 1 B)$. In high power mode, the high speed DAC update rate is $32 \mathrm{MHz} \div 7$ (HSDACCON Bits[8:1] = 0x7).
- In low power mode, the ADC sampling rate is 800 kSPS (high frequency oscillator $=16 \mathrm{MHz}$ ). In high power mode, the ADC sampling rate is 1.6 MSPS (high frequency oscillator $=32 \mathrm{MHz}$ ).

Note that disabling the Hanning window may result in degraded performance.

## HIGH SPEED DAC CALIBRATION OPTIONS

The high speed DAC is not calibrated during production testing by Analog Devices. This section describes the steps to calibrate the high speed DAC for all gain settings and in both high power and low power modes.

Calibrate the high speed DAC when the DAC is needed to generate an excitation signal to a sensor. If an offset error exists on the excitation signal, and a current or voltage output requires measurement, the excitation signal can exceed the headroom of the selected TIA, ADC input buffer, or PGA setting.
Figure 28 shows the circuit diagram for high speed DAC calibration. A precision external resistor, $\mathrm{R}_{\mathrm{CAL}}$, is required between the RCAL0 pin and the RCAL1 pin. To calibrate the offset, the differential voltage measured across the RCAL resistor must be 0 V .
Calibrate the high speed DAC with the required bit settings (HSDACCON, Bit 12 and Bit 0). For example, if the DAC is calibrated with HSDACCON, Bit $12=0$ and HSDACCON, Bit $0=0$, and the user changes HSDACCON, Bit 12 to 1 , an offset error is introduced. Either the DACOFFSET register or DACOFFSETHS register must be recalibrated for the new output range.

The gain calibration is optional and adjusts the peak-to-peak voltage swing. Alternatively, adjust the voltage swing by changing the maximum and/or minimum DAC code.

The high speed DAC transfer function is shown in Figure 27. Figure 28 shows how the common-mode voltage is set by the noninverting input of the high speed TIA. This voltage must be set by the low power $\operatorname{DAC} \mathrm{V}_{\text {Zeroo }}$ output or by the internal 1.11 V ADC Vbiaso voltage.


Figure 27. High Speed DAC Transfer Function
The AD5940/AD5941 software development kit includes sample functions that demonstrate how to use the ADC to measure the differential voltage across the $\mathrm{R}_{\mathrm{CAL}}$ resistor and how to adjust the appropriate calibration register until the differential voltage is $\sim 0 \mathrm{~V}$. The AD5940/AD5941 software development kit is available for download from the AD5940/AD5941 product page.


Figure 28. High Speed DAC Calibration

## HIGH SPEED DAC CIRCUIT REGISTERS

Table 25. High Speed DAC Control Registers Summary

| Address | Name | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- |
| $0 \times 00002010$ | HSDACCON | High speed DAC configuration | $0 \times 0000001 \mathrm{E}$ | R/W |
| $0 \times 00002048$ | HSDACDAT | High speed DAC code register | $0 \times 00000800$ | R/W |

High Speed DAC Configuration Register—HSDACCON
Address 0x00002010, Reset: 0x0000001E, Name: HSDACCON
Table 26. Bit Descriptions for HSDACCON Register

| Bits | Bit Name | Settings | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $[31: 13]$ | Reserved |  | Reserved. | $0 \times 0$ | R |
| 12 | INAMPGNMDE | 0 | Excitation amplifier gain control. This bit selects the gain of the excitation amplifier. <br> Gain $=2$. <br> Gain $=0.25$. | $0 \times 0$ | R/W |
|  |  | 1 | Reserved. |  |  |
| $[11: 9]$ | Reserved |  | DAC update rate. DAC update rate $=$ ACLK/HSDACCON, Bits[8:1]. ACLK can be a <br> high speed oscillator at 16 MHz or 32 MHz or a low power oscillator at 32 kHz. | $0 \times \mathrm{FF}$ | R/W |
| $[8: 1]$ | Rate | 0 | PGA stage gain attenuation. Enable the PGA attenuator at the output of the DAC. <br> DAC attenuator disabled. Gain of 1 mode. <br> DAC attenuator enabled. Gain of 0.2 mode.. | $0 \times 0$ | R/W |
| 0 | ATTENEN | 1 |  |  |  |

## High Speed DAC Code Register—HSDACDAT

Address 0x00002048, Reset: 0x00000800, Name: HSDACDAT
Table 27. Bit Descriptions for HSDACDAT Register

| Bits | Bit Name | Settings | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $[31: 12]$ | Reserved |  | Reserved. | $0 \times 0$ | R |
| $[11: 0]$ | DACDAT |  | DAC code, written directly to the DAC. The minimum code is $0 \times 200$ and the maximum <br> code is 0xE00. Midscale (0x800) corresponds to an output voltage of 0 V. | $0 \times 800$ | R/W |

Table 28. High Speed DAC Calibration Registers Summary

| Address | Name | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- |
| $0 \times 00002230$ | CALDATLOCK | Calibration data lock register | $0 \times D E 87 A 5 A 0$ | R/W |
| $0 \times 00002260$ | DACGAIN | DAC gain register | $0 \times 00000800$ | R/W |
| $0 \times 00002264$ | DACOFFSETATTEN | DAC offset with attenuator enabled (low power mode) register | $0 \times 00000000$ | R/W |
| $0 \times 00002268$ | DACOFFSET | DAC offset with attenuator disabled (low power mode) register | $0 \times 00000000$ | R/W |
| $0 \times 000022 B 8$ | DACOFFSETATTENHS | DAC offset with attenuator enabled (high speed mode) register | $0 \times 00000000$ | R/W |
| $0 \times 000022 B C$ | DACOFFSETHS | DAC offset with attenuator disabled (high speed mode) register | $0 \times 00000000$ | R/W |

Table 29. High Speed DAC Calibration Register Assignment

| Relevant Calibration Registers |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- |
| Low Power Mode | High Speed Mode | Low Power Mode and <br> High Speed Mode | HSDACCON Register <br> Bit Settings | Typical Output Range (mV), <br> Code 0x200 to Code 0xE00 |
| DACOFFSET | DACOFFSETHS | DACGAIN | Bit $12=0$ and Bit $0=0$ | $\pm 607$ |
| DACOFFSET | DACOFFSETHS | DACGAIN | Bit $12=1$ and Bit $0=0$ | $\pm 75$ |
| DACOFFSETATTEN | DACOFFSETATTENHS | DACGAIN | Bit $12=1$ and Bit $0=1$ | $\pm 15.14$ |
| DACOFFSETATTEN | DACOFFSETATTENHS | DACGAIN | Bit $12=0$ and Bit $0=1$ | $\pm 121.2$ |

## AD5940/AD5941

## Calibration Data Lock Register—CALDATLOCK

Address 0x00002230, Reset: 0xDE87A5A0, Name: CALDATLOCK
Table 30. Bit Descriptions for CALDATLOCK Register

| Bits | Bit Name | Settings | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $[31: 0]$ | Key |  | Password for the calibration data registers. This password prevents the <br> overwriting of data after the calibration phase. <br> Write this value to unlock the calibration registers. | 0xDE87A5A0 | R/W |

## DAC Gain Register—DACGAIN

Address 0x00002260, Reset: 0x00000800, Name: DACGAIN
Protected by CALDATLOCK. Valid for all settings of HSDACCON, Bit 12 and HSDACCON, Bit 0.
Table 31. Bit Descriptions for DACGAIN

| Bits | Bit Name | Settings | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $[31: 12]$ | Reserved |  | Reserved. | $0 \times 0$ | R |
| $[11: 0]$ | Value |  | High speed DAC gain correction factor. Unsigned number. | $0 \times 800$ | R/W |
|  |  | $0 \times 000$ | Maximum negative gain adjustment occurs. |  |  |
|  |  | $0 \times 800$ | No gain adjustment. |  |  |
|  |  | $0 x F F F$ | Maximum positive gain adjustment occurs. |  |  |

## DAC Offset with Attenuator Enabled (Low Power Mode) Register—DACOFFSETATTEN

Address 0x00002264, Reset: 0x000000000, Name: DACOFFSETATTEN
The LSB adjustment is typically $4.9 \mu \mathrm{~V}$ for HSDACCON. Bit $12=1$ and HSDACCON, Bit $0=1$. The LSB adjustment is typically $24.7 \mu \mathrm{~V}$ for HSDACCON, Bit $12=1$ and $\operatorname{HSDACON}$, Bit $0=0$.

Table 32. Bit Descriptions for DACOFFSETATTEN

| Bits | Bit Name | Settings | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: |
| [31:12] | Reserved |  | Reserved. | 0x0 | R |
| [11:0] | Value | $\begin{aligned} & 0 \times 7 F F \\ & 0 \times 001 \\ & 0 \times 000 \\ & 0 \times F F F \\ & 0 \times 800 \end{aligned}$ | DAC offset correction factor. This value is a signed number represented in twos complement format with 0.5 LSB precision. Used when the attenuator is enabled. <br> $2^{10-0.5}$. Maximum positive adjustment that results in a positive full scale/2-0.5 LSB adjustment. <br> 0.5. Results in a 0.5 LSB adjustment. <br> 0. No offset adjustment. <br> -0.5 . Results in a -0.5 LSB adjustment. <br> $-2^{10}$. Maximum negative adjustment that results in negative full scale/ 2 adjustment. | 0x0 | R/W |

## DAC Offset with Attenuator Disabled (Low Power Mode Register)—DACOFFSET

Address 0x00002268, Reset: 0x00000000, Name: DACOFFSET
The LSB adjustment is typically $197.7 \mu \mathrm{~V}$ for HSDACCON, Bit $12=0$ and HSDACCON, Bit $0=0$. The LSB adjustment is typically $39.5 \mu \mathrm{~V}$ for HSDACCON, Bit $12=0$ and HSDACCON, Bit $0=1$.

Table 33. Bit Descriptions for DACOFFSET Register

| Bits | Bit Name | Settings | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: |
| [31:12] | Reserved |  | Reserved. | 0x0 | R |
| [11:0] | Value | $\begin{aligned} & 0 x 7 F F \\ & \\ & 0 \times 001 \\ & 0 \times 000 \\ & 0 \times F F F \\ & 0 \times 800 \end{aligned}$ | DAC offset correction factor. This value is a signed number represented in twos complement format with 0.5 LSB precision. Used when the attenuator is disabled. $2^{10-0.5}$. Maximum positive adjustment that results in a positive full scale/2-0.5 LSB adjustment. <br> 0.5 . Results in a 0.5 LSB adjustment. <br> 0. No offset adjustment. <br> -0.5 . Results in a -0.5 LSB adjustment. <br> $-2^{10}$. Maximum negative adjustment that results in negative full scale/2 adjustment. | 0x0 | R/W |

## DAC Offset with Attenuator Enabled (High Speed Mode Register)—DACOFFSETATTENHS

Address 0x000022B8, Reset: 0x00000000, Name: DACOFFSETATTENHS
Protected by CALDATLOCK. The LSB adjustment is typically $4.9 \mu \mathrm{~V}$ for HSDACCON, Bit $12=1$ and HSDACCON, Bit $0=1$. The LSB adjustment is typically $24.7 \mu \mathrm{~V}$ for HSDACCON, Bit $12=1$ and HSDACCON, Bit $0=0$.

Table 34. Bit Descriptions for DACOFFSETATTENHS Register

| Bits | Bit Name | Settings | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: |
| [31:12] | Reserved |  | Reserved. | 0x0 | R |
| [11:0] | Value | $\begin{aligned} & 0 \times 7 F F \\ & 0 \times 001 \\ & 0 \times 000 \\ & 0 \times F F F \\ & 0 \times 800 \end{aligned}$ | DAC offset correction factor. This value is a signed number represented in twos complement format with 0.5 LSB precision. Used when the attenuator is enabled. $2^{10-0.5}$. Maximum positive adjustment that results in a positive full scale/2-0.5 LSB adjustment. <br> 0.5. Results in a 0.5 LSB adjustment. <br> 0. No offset adjustment. <br> -0.5 . Results in a -0.5 LSB adjustment. <br> $-2^{10}$. Maximum negative adjustment that results in negative full scale/2 adjustment. | 0x0 | R/W |

DAC Offset with Attenuator Disabled (High Speed Mode Register)—DACOFFSETHS
Address 0x000022BC, Reset: 0x00000000, Name: DACOFFSETHS
Protected by CALDATLOCK. The LSB adjustment is typically $197.7 \mu \mathrm{~V}$ for HSDACCON, Bit $12=0$ and HSDACCON, Bit $0=0$. The LSB adjustment is typically $39.5 \mu \mathrm{~V}$ for HSDACCON, Bit $12=0$ and HSDACCON, Bit $0=1$.

Table 35. Bit Descriptions for DACOFFSETHS

| Bits | Bit Name | Settings | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: |
| [31:12] | Reserved |  | Reserved. | 0x0 | R |
| [11:0] | Value | $\begin{aligned} & 0 \times 7 F F \\ & \\ & 0 \times 001 \\ & 0 \times 000 \\ & 0 \times F F F \\ & 0 \times 800 \end{aligned}$ | DAC offset correction factor. This value is a signed number represented in twos complement format with 0.5 LSB precision. Used when the attenuator is disabled. $2^{10-0.5}$. Maximum positive adjustment that results in a positive full scale/2-0.5 LSB adjustment. <br> 0.5 . Results in a 0.5 LSB adjustment. <br> 0. No offset adjustment. <br> -0.5 . Results in a -0.5 LSB adjustment. <br> $-2^{10 .}$ Maximum negative adjustment that results in negative full scale/2 adjustment. | 0x0 | R/W |

## HIGH SPEED TIA CIRCUITS

The high speed TIA measures wide bandwidth input signals up to 200 kHz .
The output of the high speed TIA is connected to the main ADC mux, where this output can be programmed as the ADC input channel.

This block is designed for impedance measurements in conjunction with the high speed DAC and excitation amplifier.

## HIGH SPEED TIA CONFIGURATION

The high speed TIA is disabled by default and is turned on by setting AFECON [11] = 1 . The high speed TIA has programmable flexibility built into the input signal selection, gain resistor selection, input load resistor selection, and common-mode voltage source.

## Input Signal Selection

The input signal options are as follows:

- The SE0 input pin.
- The AIN0, AIN1, AIN2, and AIN3/BUF_VREF1V8 input pins.
- The DE0 input pin, which has its own $\mathrm{R}_{\text {LOAD }} / \mathrm{R}_{\text {TIA }}$ options and is user programmable.


## Gain Resistor Selection

The gain resistor ( $\mathrm{R}_{\text {TIA }}$ ) options are $50 \Omega$ to $160 \mathrm{k} \Omega$ for the DE 0 input, and $200 \Omega$ to $160 \mathrm{k} \Omega$ for all other input pins.

## Load Resistor Selection

The load resistor ( $\mathrm{R}_{\text {LOAD }}$ ) options are as follows:

- $R_{\text {LOADO2 }}$ and $R_{\text {LOAD04 }}$ are fixed $100 \Omega$ for SE0 and AFE3.
- For the DE0 pin, $\mathrm{R}_{\text {LOAD }}$ is programmable. The user can select values from $0 \Omega, 10 \Omega, 30 \Omega, 50 \Omega$, and $100 \Omega$.


## Common-Mode Voltage Selection

The high speed TIA common-mode voltage setting, on the positive input to the high speed TIA amplifier, is configurable. The configuration options are as follows:

- Internal 1.11 V reference source, which is the same as the VBIAS_CAP pin voltage.
- Low power DAC output ( $\mathrm{V}_{\text {Zeroo }}$ ).

Figure 29 shows the high speed TIA connections to the switch matrix and external pins. Note the extra load and gain resistors, $\mathrm{R}_{\text {LOAD_DEO }}$ and $\mathrm{R}_{\text {TIA_DEO }}$, respectively, available on the DE0 pin.


Figure 29. High Speed TIA Switches

## External $R_{\text {TIA }}$ Selection

The high speed TIA has the option of selecting an external gain resistor instead of the internal $\mathrm{R}_{\text {TIA }}$ gain options. To perform this selection, connect one end of the resistor to the DE0 pin and connect the other end to AIN0, AIN1, AIN2, or AIN3/ BUF_VREF1V8. The DE0 pin must be connected to the output of the high speed TIA.

To use the DE0 pin for the external $\mathrm{R}_{\text {TIA }}$ value, set the following register values:

- $\quad$ DEORESCON $=0 \times 97$.
- HSRTIACON, Bits[3:0] $=0 x F$.

AIN0, AIN1, AIN2, or AIN3/BUF_VREF1V8 (whichever pin the resistor is connected to) must be connected to the inverting input of the high speed TIA (see the Programmable Switch Matrix section). When DE0RESCON $=0 \times 97$, the $R_{\text {LOAD_deo }}$ and $\mathrm{R}_{\text {TIA_DE0 }}$ resistors are short circuit, which means that the external $\mathrm{R}_{\text {TIA }}$ is connected directly to the output of the high speed TIA.


Figure 30. Connecting External RTIA to the High Speed TIA

## AD5940/AD5941

Table 36. High Speed TIA Resistor Options on the DE0 Input

| DEORESCON, Bits[7:0] Setting | Rload_deo Resistor Value ( $\mathbf{\Omega}$ ) | Rtiadeo Resistor Value |
| :---: | :---: | :---: |
| 0xFF | Disconnected | Disconnected |
| 0x00 | 0 | $50 \Omega$ |
| 0x18 | 0 | $100 \Omega$ |
| 0x38 | 0 | $200 \Omega$ |
| 0x58 | 0 | $1.1 \mathrm{k} \Omega$ |
| 0x60 | 0 | $5.1 \mathrm{k} \Omega$ |
| 0x68 | 0 | $10.1 \mathrm{k} \Omega$ |
| 0x70 | 0 | $20.1 \mathrm{k} \Omega$ |
| 0x78 | 0 | $40.1 \mathrm{k} \Omega$ |
| 0x80 | 0 | $80.1 \mathrm{k} \Omega$ |
| 0x88 | 0 | $160.1 \mathrm{k} \Omega$ |
| 0x9 | 10 | $50 \Omega$ |
| 0x21 | 10 | $100 \Omega$ |
| 0x39 | 10 | $190 \Omega$ |
| 0x59 | 10 | $1.09 \mathrm{k} \Omega$ |
| 0x61 | 10 | $5.09 \mathrm{k} \Omega$ |
| 0x69 | 10 | $10.09 \mathrm{k} \Omega$ |
| 0x71 | 10 | $20.09 \mathrm{k} \Omega$ |
| 0x79 | 10 | $40.09 \mathrm{k} \Omega$ |
| 0x81 | 10 | $80.09 \mathrm{k} \Omega$ |
| 0x89 | 10 | $160.09 \mathrm{k} \Omega$ |
| 0x12 | 30 | $50 \Omega$ |
| 0x2A | 30 | $100 \Omega$ |
| 0x4A | 30 | $210 \Omega$ |
| 0x5A | 30 | $1.07 \mathrm{k} \Omega$ |
| 0x62 | 30 | $5.07 \mathrm{k} \Omega$ |
| 0x6A | 30 | $10.07 \mathrm{k} \Omega$ |
| 0x72 | 30 | $20.07 \mathrm{k} \Omega$ |
| 0x7A | 30 | $40.07 \mathrm{k} \Omega$ |
| 0x82 | 30 | $80.07 \mathrm{k} \Omega$ |
| 0x8A | 30 | $160.07 \mathrm{k} \Omega$ |
| 0x1B | 50 | $50 \Omega$ |
| 0x33 | 50 | $100 \Omega$ |
| 0x4B | 50 | $190 \Omega$ |
| 0x5B | 50 | $1.05 \mathrm{k} \Omega$ |
| 0x63 | 50 | $5.05 \mathrm{k} \Omega$ |
| 0x6B | 50 | $10.05 \mathrm{k} \Omega$ |
| 0x73 | 50 | $20.05 \mathrm{k} \Omega$ |
| 0x7B | 50 | $40.05 \mathrm{k} \Omega$ |
| 0x83 | 50 | $80.05 \mathrm{k} \Omega$ |
| 0x8B | 50 | $160.05 \mathrm{k} \Omega$ |
| 0x34 | 100 | $50 \Omega$ |
| 0x3C | 100 | $100 \Omega$ |
| 0x54 | 100 | $200 \Omega$ |
| 0x5C | 100 | $1 \mathrm{k} \Omega$ |
| 0x64 | 100 | $5 \mathrm{k} \Omega$ |
| 0x6C | 100 | $10 \mathrm{k} \Omega$ |
| 0x74 | 100 | $20 \mathrm{k} \Omega$ |
| 0x7C | 100 | $40 \mathrm{k} \Omega$ |
| 0x84 | 100 | $80 \mathrm{k} \Omega$ |
| 0x8C | 100 | $160 \mathrm{k} \Omega$ |

## AD5940/AD5941

## HIGH SPEED TIA CIRCUIT REGISTERS

Table 37. High Speed TIA Registers Summary

| Address | Name | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- |
| 0x000020F0 | HSRTIACON | High speed RTA Configuration | $0 \times 0000000 \mathrm{~F}$ | R/W |
| $0 \times 000020$ F8 | DEORESCON | DEO high speed TIA resistors configuration | $0 \times 000000 \mathrm{FF}$ | R/W |
| $0 \times 000020$ FC | HSTIACON | High speed TIA configuration | $0 \times 00000000$ | R/W |

## High Speed RTIA Configuration Register—HSRTIACON

Address 0x000020F0, Reset: 0x0000000F, Name: HSRTIACON
This register controls the high speed $\mathrm{R}_{\text {TIA }}$, current protection diode, and feedback capacitor
Table 38. Bit Descriptions for HSRTIACON Register

| Bits | Bit Name | Settings | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: |
| [31:13] | Reserved |  | Reserved. | 0x0 | R |
| [12:5] | CTIACON | $\begin{array}{r} 0 \\ 1 \\ 10 \\ 100 \\ 1000 \\ 10000 \\ 100000 \\ 1000000 \end{array}$ | Configure capacitor in parallel with $\mathrm{R}_{\text {TIA }}$. This capacitor stabilizes the amplifier loop. When this bit is set, the capacitor is added in parallel with the $\mathrm{R}_{\text {TIA }}$ resistor. <br> 1 pF. <br> 2 pF . <br> 4 pF . <br> 8 pF . <br> 16 pF . <br> 2 pF . <br> Not used. <br> Not used. | 0x0 | R/W |
| 4 | TIASW6CON |  | SW6 switch control. Use the SW6 switch to select whether or not to use the diode in parallel with $\mathrm{R}_{\text {TA }}$. <br> SW6 off, diode is not in parallel with $\mathrm{R}_{\text {TIA }}$. <br> SW6 on, diode is in parallel with RTA. | 0x0 | R/W |
| [3:0] | RTIACON | 0000 0001 0010 0011 0100 0101 0110 0111 1000 to 1111 | Configure general $R_{T A A}$ value. To use this $R_{T A}$ resistor, close the T9 switch (SWCON, Bit 17) and open the T10 switch (SWCON, Bit 17). <br> $\mathrm{R}_{\text {TA }}$ is open. | 0xF | R/W |

## DEO High Speed TIA Resistors Configuration Register—DEORESCON

Address 0x000020F8, Reset: 0x000000FF, Name: DE0RESCON
Table 39. Bit Descriptions for DEORESCON Register

| Bits | Bit Name | Settings | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $[31: 8]$ | Reserved |  | Reserved. | R | $0 \times 0$ |
| $[7: 0]$ | DE0RCON |  | $R_{\text {LOAD_DEO }}$ and R RTA_DEO setting. To use this R ROAD_DE0 and R RTA_DEO setting, open the T9 switch, <br> close the T10 switch, and set the RTIA resistor values (see Table 36). | 0xFF | R/W |

## Data Sheet

## High Speed TIA Configuration Register—HSTIACON

Address 0x000020FC, Reset: 0x000000000, Name: HSTIACON
Table 40. Bit Descriptions for HSTIACON Register

| Bits | Bit Name | Settings | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $[31: 2]$ | Reserved |  | Reserved. | $0 \times 0$ | R |
| $[1: 0]$ | VBIASSEL |  | Select high speed TIA positive input. | $0 \times 0$ | R/W |
|  |  | 00 | VBIAS_CAP pin 1.11 V voltage source. |  |  |
|  | 01 | VZERoo output from low power DAC. |  |  |  |
|  | 10 | Reserved. | Reserved. | 11 |  |
|  |  |  |  |  |  |

## HIGH PERFORMANCE ADC CIRCUIT ADC CIRCUIT OVERVIEW

The AD5940/AD5941 implements a 16-bit, 800 kSPS, multichannel SAR ADC. The ADC operates from a 2.8 V to 3.6 V power supply. The host microcontroller interfaces to the ADC via the sequencer or directly through the SPI interface.
An ultralow leakage switch matrix is used for sensor connection and can also be used to multiplex multiple electronic measurement devices to the same wearable electrodes.

The ADC uses a precision, low drift, factory calibrated 1.82 V reference. An external reference source can also be connected to the VREF_1V8 pin.
ADC conversions are triggered by writing directly to the ADC control register via the SPI interface, or by writing to the ADC control register via the sequencer.

## ADC CIRCUIT DIAGRAM

Figure 31 shows the ADC core architecture. Figure 31 excludes input buffering, gain stages, and output postprocessing.


Figure 31. ADC Core Block Diagram (IN+, REF, GND, and IN- are Internal Nodes)


Figure 32. Basic Diagram of ADC Input Channel

## ADC CIRCUIT FEATURES

An input multiplexer, located in front of the high speed, multichannel, 16-bit ADC, enables the measurement of a number of external and internal channels. These channels include the following:

- Two low power current measurement channels. These channels measure the low current outputs of the connected sensor through the SE0 pin or DE0 pin. The current channels feed into a programmable load resistor.
- One low power TIA. The low power TIA has its own programmable gain resistor to convert very small currents to a voltage signal that can be measured by the ADC. The low power current channel can be configured to sample with or without a low-pass filter in place.
- One high speed current input channel for performing impedance measurements up to 200 kHz . The high speed current channel has a dedicated high speed TIA with a programmable gain resistor.
- Multiple external voltage inputs.
- Six dedicated voltage input channels: AIN0, AIN1, AIN2, AIN3/BUF_VREF1V8, AIN4/LPF0, and AIN6 (AD5940 only).
- The sensor electrode pins, SE0, DE0, RE0, and CE0, can also be measured as ADC voltage pins. Divide by 2 options are available on the CE0 pin.
- Internal ADC channels.
- AVDD, DVDD, and AVDD_REG power supply measurement channels.
- ADC, high speed DAC, and low power reference voltage sources.
- Internal die temperature sensor.
- Two low power DAC output voltages, $\mathrm{V}_{\text {Biaso }}$ and $\mathrm{V}_{\text {Zeroor }}$.
- $\quad \mathrm{ADC}$ result post processing features.
- Digital filters (sinc2 and sinc3) and $50 \mathrm{~Hz} / 60 \mathrm{~Hz}$ power supply rejection. The sinc2 and sinc3 filters have programmable oversampling rates to allow the user to trade off conversion speed vs. noise performance.
- Discrete Fourier transform (DFT), used with impedance measurements to automatically calculate magnitude and phase values.
- Programmable averaging of ADC results to separate the sinc2 and sinc3 filters.
- Programmable statistics option for calculating mean and variance automatically.
- Multiple calibration options to support system calibration of the current, voltage, and temperature channels.

The ADC input stage provides an input buffer to support low input current leakage specifications on all channels.
To support a range of current and voltage based input ranges, the ADC front end provides a PGA and a TIA. The PGA supports gains of $1,1.5,2,4$, and 9 . The low power TIA supports programmable gain resistors ranging from $200 \Omega$ to $512 \mathrm{k} \Omega$. The high speed TIA used for impedance measurement supports programmable gain resistors ranging from $200 \Omega$ to $160 \mathrm{k} \Omega$.
By default, the reference source of the ADC is a precision, low drift, internal 1.82 V reference source. Optionally, an external reference can be connected to the VREF_1.82V pin and the AGND_REF pin.
The ADC supports averaging and digital filtering options. The user can trade off speed vs. precision by using these options. The highest ADC update rate is 800 kHz in normal mode and 1.6 MHz in high speed mode, with no digital filtering. The ADC filtering options also include a $50 \mathrm{~Hz} / 60 \mathrm{~Hz}$ mains power supply filter. With this filter enabled, the ADC update rate is typically 900 Hz .
The ADC supports a number of post processing features, including a DFT engine intended for impedance measurements to remove the processing requirements from the host microcontroller. Minimum, maximum, and mean value detection is also supported.

## ADC CIRCUIT OPERATION

The SAR ADC is based on a charge redistribution DAC. The capacitive DAC consists of two identical arrays of 16 binary weighted capacitors that are connected to the two inputs of the comparator.
The ADC block operates from the 16 MHz clock in normal operation and samples at 800 kSPS . The postprocessing sinc3 and $\operatorname{sinc} 2$ filters reduce this output sampling rate. It is recommended to use a sinc3 oversampling rate of 4 , which gives an output data rate of 200 kSPS .

For high power mode, the 32 MHz oscillator must be selected as the ADC clock source. The ADC maximum update rate is 1.6 MSPS with higher power consumption, which is only required for impedance measurements in the $>80 \mathrm{kHz}$ range.

## ADC TRANSFER FUNCTION

The transfer function in Figure 33 shows the ADC output codes on the $y$-axis vs. the differential voltage into the ADC.
In Figure 33, the ADC negative input channel is the 1.11 V voltage source.
The positive input channel is any voltage input to the ADC after the TIA or PGA and/or input buffer stages.


Figure 33. Ideal ADC Transfer Function, Output Codes vs. Voltage Input when $P G A$ is 1

Calculate the input voltage, $\mathrm{V}_{\mathrm{IN}}$, with the following equations.
When the PGA gain is $1,2,4$, or 9 , use the following equation:

$$
\frac{V_{R E F}}{P G A_{-} G} \times\left(\frac{A D C D A T-0 \times 8000}{2^{15}}\right)+V B I A S_{-} C A P
$$

When the PGA gain is 1.5 , use the following equation:

$$
V_{I N}=\frac{1.835 \mathrm{~V}}{P G A_{-} G} \times\left(\frac{A D C D A T-0 \times 8000}{2^{15}}\right)+V B I A S_{-} C A P
$$

Note that VBIAS_CAP is added to the calculation when $\operatorname{ADCCON}[12: 8]=0 x 8$.
where:
$V_{\text {REF }}$ is the ADC reference voltage ( 1.82 V typical).
$P G A \_G$ is the PGA gain and is selectable as $1,1.5,2,4$, or 9 . ADCDAT is the raw ADC code in the ADCDAT register. VBIAS_CAP is the voltage of the VBIAS_CAP pin, typically 1.11 V .

The equation for PGA gain $=1.5$ is different because this gain setting is calibrated in the factory. All other gain settings are not calibrated in the factory.

## ADC LOW POWER CURRENT INPUT CHANNEL

Figure 34 shows the low power TIA input current channel. The ADC measures the output voltage of the low power TIA.

The positive inputs can be selected via ADCCON, Bits[5:0]. The negative input is nominally selected to be the 1.11 V reference source. Perform this selection by setting ADCCON, Bits[12:8] $=01000$ for VBIAS_CAP.

An optional programmable gain stage can be selected to amplify the positive voltage input. The instrumentation amplifier is enabled via AFECON, Bit 10. The gain setting is configured via ADCCON, Bits[18:16].
The output of the gain stage goes through an antialias filter. The cutoff frequency of the antialias filter is set by PMBW, Bits[3:2]. Set the cutoff frequency to suit the input signal bandwidth.
The ADC output code is calibrated with an offset and gain correction factor. This digital adjustment factor occurs automatically. The offset and gain correction register used depends on the ADC input channel selected.
See the Low Power TIA section for details on how to configure the $\mathrm{R}_{\mathrm{LOAD}}, \mathrm{R}_{\text {TIA }}$, and $\mathrm{R}_{\text {FLIter }}$ resistor values. The low power TIA output has a low-pass filter consisting of $\mathrm{R}_{\text {FIITER }}$ and an external capacitor connected to the AIN4/LPF0 pin. R R Fiter is typically $1 \mathrm{M} \Omega$ and the external capacitor is recommended to be $1 \mu \mathrm{~F}$, which provides a low cutoff frequency.


Figure 34. Low Power TIA Current Input Channel to the ADC

## SELECTING INPUTS TO ADC MUX

For optimum ADC operation, the following are the recommended mux inputs based on measurement type:

- Voltage measurement
- Positive mux select = CE0, RE0, SE0, DE0, and AINx
- Negative mux select = VBIAS_CAP pin
- DC current measurement on low power TIA
- Positive mux select = low-pass filter of low power TIA
- Negative mux select =LPTIA_N node
- AC or higher bandwidth current measurements on the low power TIA
- Positive mux select = LPTIA_P node
- MUXSEL_N = LPTIA_N node
- Current and impedance measurement on the high speed TIA
- MUXSEL_P = positive high speed TIA output
- MUXSEL_N = negative high speed TIA input


## ADC POSTPROCESSING

The AD5940/AD5941 provides many digital filtering and averaging options to improve signal-to-noise performance and overall measurement accuracy. Figure 35 shows an overview of the postprocessing filter options.

The processing filter options include the following:

- Digital filtering (sinc2 or sinc3) and 50 Hz or 60 Hz power supply rejection.
- DFT used with impedance measurements to automatically calculate magnitude and phase values.
- Programmable averaging of ADC results.
- Programmable statistics option for calculating mean and variance automatically.


## Sinc3 Filter

The input to the sinc3 filter is the raw ADC codes at a rate of 800 kHz (if the 16 MHz oscillator is selected) or 1.6 MHz (if the 32 MHz oscillator is selected). If the ADC clock is 32 MHz , ADCFILTERCON (Bit 0 ) $=0$. This setting ensures that the sinc3 block functions correctly with the 1.6 MHz data rate. To enable the sinc3 filter, ensure that ADCFILTERCON, Bit $6=0$. The filter decimation rate is programmable with options of 2,4 , or 5 . It is recommended to use a decimation rate of 4.
The gain correction block is enabled by default and is not user programmable.

## INTERNAL TEMPERATURE SENSOR CHANNEL

The AD5940/AD5941 contains an internal temperature sensor channel. The temperature sensor outputs a voltage proportional to die temperature. This voltage is linear relative to temperature. This internal channel is measured via the ADC by selecting the temperature sensor channels as the positive and negative inputs from the mux. The die temperature is calculated by the following:
(TEMPSENSDAT0/(PGA Gain $\times$ K)) - 273.15
where $K=8.13$.

For improved accuracy, configure the temperature sensor in chop mode via TEMPCON0, Bits[3:1]. If chopping is selected, the user must ensure an even number of ADC conversions take place on the temperature sensor channel and that these results are averaged.
Dedicated calibration registers for the temperature sensor channel are also available. When the ADC selects the temperature sensor as the positive input, the calibration values in the ADCOFFSETTEMPSENS0 and ADCGAINTEMPSENS0 registers are automatically used.
To enable the internal temperature sensor, set AFECON, Bit $12=1$. Select ADC input channels as follows:

- $\operatorname{ADCCON}, \operatorname{Bits}[12: 8]=1011$ selects the ADC negative input channel.
- $\quad \mathrm{ADCCON}, \mathrm{Bits}[5: 0]=001011$ selects the positive input channel.
To start an ADC conversion of the temperature sensor channel, set AFECON, Bit 13 and AFECON, Bit 8 to 1 . For optimal temperature sensor results, enable chop mode of the temperature sensor with the 6.25 kHz chopping frequency. Then, average an even number of ADC temperature sensor results to eliminate any inaccuracies caused by the chopping clock.


## SINC2 FILTER ( $\mathbf{5 0} \mathbf{~ H Z / 6 0 ~ H Z ~ M A I N S ~ F I L T E R ) ~}$

To enable the 50 Hz or 60 Hz notch filter for filtering mains noise, clear ADCFILTERCON, Bit $4=0$ and set AFECON, Bit $16=1$. The input is the sinc2 filter output. The input rate is dependent on the sinc3 and sinc2 settings. If selected, the sinc2 filter output can be read via the SINC2DAT register. Table 41 describes the digital filter settings that support simultaneous 50 Hz or 60 Hz mains rejection.

## ADC CALIBRATION

Because of the multiple input types on the AD5940/AD5941 (for example, current, voltage, and temperature), there are multiple offset and gain calibration options. A built in, self calibration system is provided to aid the user when calibrating different ADC input channels, which is included in the AD5940/AD5941 software development kit.

Table 41. Digital Filter Settings to Support Simultaneous $50 \mathrm{~Hz} / 60 \mathrm{~Hz}$ Mains Rejection

| ADCFILTERCON, Bits[13:8] Value | Power Mode (PMBW, Bit 0) | ADC Clock Setting | Sinc3 <br> Oversampling <br> Setting | Sinc2 <br> Oversampling <br> Setting | Final ADC Output Update Rate | Filter Settling Time |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0b000011 | 0 (low power mode) | 16 MHz | 5 | 178 | 900 SPS | 37 ms |
| Ob100111 | 0 (low power mode) | 16 MHz | 2 | 667 | 600 SPS | 37 ms |
| Ob101011 | 0 (low power mode) | 16 MHz | 2 | 1333 | 300 SPS | 37 ms |
| Ob101011 | 1 (high power mode) | 32 MHz | 2 | 1333 | 600 SPS | 37 ms |

## AD5940/AD5941



Figure 35. Postprocessing Filter Options

## ADC CIRCUIT REGISTERS

Table 42. ADC Control Registers Summary

| Address | Name | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- |
| $0 \times 00002044$ | ADCFILTERCON | ADC output filters configuration register | $0 \times 00000301$ | R/W |
| $0 \times 00002074$ | ADCDAT | ADC raw result register | $0 \times 00000000$ | R/W |
| $0 \times 00002078$ | DFTREAL | DFT result, real device register | $0 \times 00000000$ | R/W |
| $0 \times 0000207 C$ | DFTIMAG | DFT result, imaginary device register | $0 \times 00000000$ | R/W |
| $0 \times 00002080$ | SINC2DAT | Sinc2 filter result register | $0 \times 00000000$ | R/W |
| $0 \times 00002084$ | TEMPSENSDAT | Temperature sensor result register | $0 \times 00000000$ | R/W |
| $0 \times 000020$ D0 | DFTCON | DFT configuration register | $0 \times 00000090$ | R/W |
| $0 \times 00002174$ | TEMPSENS | Temperature sensor configuration register | $0 \times 00000000$ | R/W |
| $0 \times 000021$ A8 | ADCCON | ADC configuration register | $0 \times 00000000$ | R/W |
| $0 \times 000021$ F0 | REPEATADCCNV | Repeat ADC conversion control register | $0 \times 00000160$ | R/W |
| $0 \times 0000238 C$ | ADCBUFCON | ADC buffer configuration register | 0x005F3D00 | R/W |

## ADC Output Filters Configuration Register—ADCFILTERCON

Address 0x00002044, Reset: 0x00000301, Name: ADCFILTERCON
Table 43. Bit Descriptions for ADCFILTERCON Register

| Bits | Bit Name | Settings | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: |
| [31:19] | Reserved |  | Reserved. | 0x0 | R |
| 18 | DFTCLKENB | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | DFT clock enable. Enable. Disable. | 0x0 |  |
| 17 | DACWAVECLKENB | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | DAC wave clock enable. Enable. <br> Disable. | 0x0 |  |
| 16 | SINC2CLKENB | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Sinc2 filter clock enable. Enable. Disable. | 0x0 |  |
| [15:14] | AVRGNUM | $\begin{array}{r} 0 \\ 1 \\ 10 \\ 11 \end{array}$ | These bits set the number of samples used by the averaging function. The average output is fed directly to the DFT block and the DFT source is automatically changed to the average output. The AVRGEN bit must be set to 1 to use these bits. <br> 2 ADC samples used for the average function. <br> 4 ADC samples used for the average function. <br> 8 ADC samples used for the average function. <br> 16 ADC samples used for the average function. | 0x0 | R/W |


| Bits | Bit Name | Settings | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: |
| [13:12] | SINC3OSR | 0 1 10 11 | Sinc3 filter oversampling rate. <br> Oversampling rate of 5 . Use this setting for the 160 kHz sinc3 filter output update rate and when the ADC update rate is 800 kSPS (default). <br> Oversampling rate of 4 . Use this setting for the $400 \mathrm{kHz} \operatorname{sinc} 3$ filter output update rate and when the ADC update rate is 1.6 MSPS . High power option. Oversampling rate of 2 . Use this setting for the 400 kHz sinc3 filter output update rate and when the ADC update rate is 800 kSPS . <br> Oversampling rate of 5 . Use this setting for the 160 kHz sinc3 filter output update rate and when the ADC update rate is 800 kSPS . | 0x0 | R/W |
| [11:8] | SINC2OSR | $\begin{array}{r} 0 \\ 1 \\ 10 \\ 11 \\ 100 \\ 101 \\ 110 \\ 111 \\ 1000 \\ 1001 \\ 1010 \\ 1011 \end{array}$ | Sinc2 oversampling rate (OSR). 22 samples for this OSR setting. 44 samples for this OSR setting. 89 samples for this OSR setting. 178 samples for this OSR setting. 267 samples for this OSR setting. 533 samples for this OSR setting. 640 samples for this OSR setting. 667 samples for this OSR setting. 800 samples for this OSR setting. 889 samples for this OSR setting. 1067 samples for this OSR setting. 1333 samples for this OSR setting. | 0x3 | R/W |
| 7 | AVRGEN | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | ADC average function enable. The average output feeds directly to the DFT block and, when this bit is set, the DFT source automatically changes to the average output. <br> Disable average. <br> Enable average to feed to the DFT block. | 0x0 | R/W |
| 6 | SINC3BYP | $0$ | Sinc3 filter bypass. This bit bypasses the sinc3 filter. <br> Sinc3 filter enable. <br> Bypasses the sinc3 filter. Raw 800 kHz or 1.6 MHz ADC output data is fed directly to the gain offset adjustment stage. If the sinc3 filter is bypassed, the 200 kHz sine wave can be handled directly by the DFT block without amplitude attenuation. If the sinc3 filter is bypassed and the ADC raw data rate is 800 kHz , the gain offset block output is used as the DFT input. | 0x0 | R/W |
| 5 | Reserved |  | Reserved | 0x0 | R |
| 4 | LPFBYPEN | 0 | $50 \mathrm{~Hz} / 60 \mathrm{~Hz}$ low-pass filter. <br> Enables the $50 \mathrm{~Hz} / 60 \mathrm{~Hz}$ notch filter. The ADC result is written to the SINC2DAT register. <br> Bypasses the 50 Hz notch and 60 Hz notch filters. | 0x0 | R/W |
| [3:1] | Reserved |  | Reserved. | 0x0 | R |
| 0 | ADCSAMPLERATE | 1 | ADC data rate. Unfiltered ADC output rate. <br> 800 kHz . <br> 1.6 MHz. If the ADC sample rate $=1.6 \mathrm{MHz}$, the ACLK frequency to analog must be 32 MHz (refer to the clock configuration). | 0x0 | R/W |

## ADC Raw Result Register-ADCDAT

Address 0x00002074, Reset: 0x00000000, Name: ADCDAT
The ADCDAT register is the ADC result register for the raw ADC output or when the sinc3 and/or sinc2 filter options are selected.
Table 44. Bit Descriptions for ADCDAT Register

| Bits | Bit Name | Settings | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $[31: 16]$ | Reserved |  | Reserved. | $0 \times 0$ | R |
| $[15: 0]$ | Data |  | ADC result. This register contains the ADC conversion result. Depending on the user <br> configuration, this result can reflect raw, sinc3, or sinc2 filter outputs. This result is a <br> 16 -bit unsigned number. | $0 \times 0$ | R/W |

## AD5940/AD5941

## DFT Result, Real Device Register—DFTREAL

Address 0x00002078, Reset: 0x00000000, Name: DFTREAL
Table 45. Bit Descriptions for DFTREAL Register

| Bits | Bit Name | Settings | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $[31: 18]$ | Reserved |  | Reserved. | $0 \times 0$ | R |
| $[17: 0]$ | Data |  | DFT, real. The DFT hardware accelerator returns a complex number. This register <br> returns the 18-bit real part of the complex number representing the magnitude part <br> of the DFT result. The DFT result is represented in twos complement format. | 0x0 | R/W |

DFT Result, Imaginary Device Register—DFTIMAG
Address 0x0000207C, Reset: 0x00000000, Name: DFTIMAG
Table 46. Bit Descriptions for DFTIMAG Register

| Bits | Bit Name | Settings | Description | Reset | Access |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $[31: 18]$ | Reserved |  | Reserved. | DFT, imaginary. The DFT hardware accelerator returns a complex number. This register <br> returns the 18-bit imaginary part of the complex number representing the phase <br> part of the DFT result. The DFT result is represented in twos complement format. | $0 \times 0$ | R/W |
| $[17: 0]$ | Data |  |  |  |  |  |

## Sinc2 Filter Result Register—SINC2DAT

Address 0x00002080, Reset: 0x000000000, Name: SINC2DAT
Table 47. Bit Descriptions for SINC2DAT Register

| Bits | Bit Name | Settings | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $[31: 16]$ | Reserved |  | Reserved. | $0 \times 0$ | R |
| $[15: 0]$ | Data |  | Low-pass filter result. Sinc2 filter, ADC output result. This data is output from the <br> 50 Hz/60 Hz rejection filter. When new data is available, the INTCFLAG1 or INTCFLAG2 <br> registers, Bit 2 is set to 1. | $0 \times 0$ | R/W |

## Temperature Sensor Result Register—TEMPSENSDAT

Address 0x00002084, Reset: 0x00000000, Name: TEMPSENSDAT
Table 48. Bit Descriptions for TEMPSENSDAT Register

| Bits | Bit Name | Settings | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $[31: 16]$ | Reserved |  | Reserved. | $0 \times 0$ | R |
| $[15: 0]$ | Data |  | ADC temperature sensor channel result. | $0 \times 0$ | R/W |

## DFT Configuration Register—DFTCON

Address 0x000020D0, Reset: 0x00000090, Name: DFTCON
Table 49. Bit Descriptions for DFTCON Register

| Bits | Bit Name | Settings | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: |
| [31:22] | Reserved |  | Reserved. | 0x0 | R |
| [21:20] | DFTINSEL | 00 01 10 11 | DFT input select. The AVRGEN bit (Bit 7 in the ADCFILTERCON register) is of the highest priority; if this bit $=1$, the output of the average block is used as the DFT input, regardless of the DFTINSEL setting. <br> Sinc2 filter output. Select the output from the Sinc2 filter. <br> Gain offset output with or without sinc3. This setting selects the output from the ADC gain and offset correction stage. If the sinc3 filter is bypassed (the SINC3BYP bit in the ADCFILTERCON register = 1), ADC raw data through gain/offset correction is the DFT input. If sinc3 is not bypassed (the SINC3BYP bit in the ADCFILTERCON register $=0$ ), the sinc3 output through gain/offset correction is the DFT input. <br> ADC raw data. Selects the output direct from the ADC; no offset/gain correction. Only supported for an ADC sample rate of 800 kHz . <br> Sinc2 filter output. Select the output from the Sinc2 filter Same as 00. | 0x0 | R/W |
| [19:8] | Reserved |  | Reserved. | 0x0 | R |


| Bits | Bit Name | Settings | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: |
| [7:4] | DFTNUM | $\begin{array}{r} 0 \\ 1 \\ 10 \\ 11 \\ 100 \\ 101 \\ 110 \\ 111 \\ 1000 \\ 1001 \\ 1010 \\ 1011 \\ 1100 \\ \hline \end{array}$ | ADC samples used. DFT number ranges from 4 up to 16,384. DFT point number is 4 . DFT uses 4 ADC samples. DFT point number is 8 . DFT uses 8 ADC samples. DFT point number is 16 . DFT uses 16 ADC samples. DFT point number is 32 . DFT uses 32 ADC samples. DFT point number is 64 . DFT uses 64 ADC samples. DFT point number is 128 . DFT uses 128 ADC samples. DFT point number is 256 . DFT uses 256 ADC samples. DFT point number is 512 . DFT uses 512 ADC samples. DFT point number is 1024 . DFT uses 1024 ADC samples. DFT point number is 2048. DFT uses 2048 ADC samples. DFT point number is 4096. DFT uses 4096 ADC samples. DFT point number is 8192 . DFT uses 8192 ADC samples. DFT point number is 16,384 . DFT uses 16,384 ADC samples. | 0x9 | R/W |
| [3:1] | Reserved |  | Reserved. | 0x0 | R |
| 0 | HANNINGEN | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Hanning window enable. Disable Hanning window. Enable Hanning window. | 0x0 | R/W |

Temperature Sensor Configuration Register-TEMPSENS
Address 0x00002174, Reset: 0x00000000, Name: TEMPSENS
Table 50. Bit Descriptions for TEMPSENS Register

| Bits | Bit Name | Settings | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: |
| [31:4] | Reserved |  | Reserved. | 0x0 | R |
| [3:2] | CHOPFRESEL | $\begin{aligned} & 00 \\ & 01 \\ & 10 \\ & 11 \end{aligned}$ | Chop mode frequency setting. These bits set the frequency of the chop mode switching. <br> Chop switch frequency $=6.25 \mathrm{kHz}$. <br> Chop switch frequency $=25 \mathrm{kHz}$. <br> Chop switch frequency $=100 \mathrm{kHz}$. <br> Chop switch frequency $=200 \mathrm{kHz}$. | 0x0 | R/W |
| 1 | CHOPCON | 0 1 | Temperature sensor chop mode. Temperature sensor channel chop control signal. Disables chop. <br> Enables chop. If chopping is enabled, take $2 \times$ consecutive samples and average the results to obtain a final temperature sensor channel reading. Chopping reduces the offset error associated with this channel. | 0x0 | R/W |
| 0 | Enable | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Unused. Temperature sensor enable. AFECON, Bit 12 overrides this bit. <br> Disable temperature sensor. <br> Enable temperature sensor. Temperature sensor enable. AFECON, Bit 12 overrides this bit. | 0x0 | R/W |

## ADC Configuration Register-ADCCON

Address 0x000021A8, Reset: 0x00000000, Name: ADCCON
Table 51. Bit Descriptions for ADCCON Register

| Bits | Bit Name | Settings | Description | Reserved. | Access |
| :--- | :--- | ---: | :--- | :--- | :--- |
| $[31: 29]$ | Reserved |  | Reserved | Res. | R |
| $[18: 16]$ | GNPGA | 0 | PGA gain setup. | Gain =1. | R |
|  |  | 1 | Gain = 1.5. | R |  |
|  |  | 10 | Gain =2. | W |  |
|  |  | 11 | Gain =4. | Gain =9. |  |
|  |  | 100 | Gain =9. |  |  |
|  |  |  |  |  |  |

## AD5940/AD5941

| Bits | Bit Name | Settings | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 15 | GNOFSELPGA | 0 1 | Internal offset/gain cancellation. <br> DC offset cancellation disabled. <br> Enables dc offset cancellation. When the PGA is enabled, only a gain value of 4 is supported. | 0x0 | R/W |
| [14:13] | Reserved |  | Reserved. | 0x0 | R/W |
| [12:8] | MUXSELN | 00000 00001 00010 00011 00100 00101 00110 00111 01000 01001 01010 01011 01100 01101 01110 01111 10000 10001 10010 10011 10100 10101 10110 | Select signals for the ADC input multiplexer as negative input. <br> Floating input. <br> High speed TIA negative input <br> Low power TIA negative input <br> Reserved. <br> AINO. <br> AIN1. <br> AIN2. <br> AIN3/BUF_VREF1V8. <br> VBIAS_CAP. <br> Reserved. <br> Reserved. <br> Temperature sensor negative output. TEMPSEN_N. <br> AIN4/LPFO. <br> Reserved. <br> AIN6. (AD5940 only) <br> Reserved. <br> $\mathrm{V}_{\text {Zeroo }}$ - Measured at $\mathrm{V}_{\text {Zero }}$ pin. <br> $\mathrm{V}_{\text {Biaso }}$ - Measured at $\mathrm{V}_{\text {bias }}$ pin. <br> Reserved. <br> Reserved. <br> Negative node of excitation amplifier. <br> Reserved. <br> Reserved. | 0x0 | R/W |
| [7:6] | Reserved |  | Reserved. | 0x0 | R |
| [5:0] | MUXSELP | 00000 00001 00010 00011 00100 00101 00110 00111 01000 01001 01010 01011 01100 01101 01110 01111 010000 010001 010010 010011 010100 010101 010110 010111 | Select signals for the ADC input multiplexer as positive input. <br> Floating input. <br> High speed TIA positive signal. <br> Low power TIA positive low-pass filter signal. <br> Reserved. <br> AINO. <br> AIN1. <br> AIN2. <br> AIN3/BUF_VREF1V8. <br> AVDD/2. <br> DVDD/2. <br> AVDD_REG/2. <br> Internal temperature sensor. <br> VBIAS_CAP. <br> DEO - Measured at pin <br> SEO - Measured at pin <br> AFE3. <br> VREF_2V5/2. <br> Reserved. <br> VREF_1V82 <br> Negative terminal of temperature sensor (TEMPSENS_N). <br> AIN4/LPFO. <br> Reserved. <br> AIN6 (AD5940 only) <br> $\mathrm{V}_{\text {ZEROo }}$ - Measured at $\mathrm{V}_{\text {ZERo }}$ pin | 0x0 | R/W |


| Bits | Bit Name | Settings | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 011000 | $\mathrm{V}_{\text {BIASo }}$ - Measured at $\mathrm{V}_{\text {BIAS }}$ pin |  |  |
|  |  | 011001 | Voltage on CEO pin, $\mathrm{V}_{\text {ceo }}$. |  |  |
|  |  | 011010 | Voltage on REO pin, $\mathrm{V}_{\text {REO }}$. |  |  |
|  |  | 011011 | AFE4 |  |  |
|  |  | 011100 | Reserved. |  |  |
|  |  | 011101 | AFE1. |  |  |
|  |  | 011110 | AFE2. |  |  |
|  |  | 011111 | $\mathrm{V}_{\text {ceo }} / 2$. |  |  |
|  |  | 100000 | Reserved. |  |  |
|  |  | 100001 | Low power TIA positive output, LPTIA_P. |  |  |
|  |  | 100010 | Reserved. |  |  |
|  |  | 100011 | AGND_REF. |  |  |
|  |  | 100100 | Positive node of excitation amplifier. |  |  |

## Repeat ADC Conversions Control Register—REPEATADCCNV

Address 0x000021F0, Reset: 0x00000160, Name: REPEATADCCNV
Table 52. Bit Descriptions for REPEATADCCNV Register

| Bits | Bit Name | Settings | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: |
| [31:12] | Reserved |  | Reserved. | 0x0 | R |
| [11:4] | NUM | $\begin{array}{r} 1 \\ 0 \times F F \end{array}$ | Repeat value. Writing 0 to these bits causes unpredictable operation. 1 conversion. <br> 256 conversions. | $0 \times 16$ | R/W |
| [3:1] | Reserved |  | Reserved. | 0x0 | R |
| 0 | EN_P enable | 0 1 | Enable repeat ADC conversions. Disable repeat ADC conversions. Enable repeat ADC conversions. | 0x0 | R/W |

## ADC Buffer Configuration Register-ADCBUFCON

Address 0x0000238C, Reset: 0x005F3D00, Name: ADCBUFCON
The recommended value is 0 x 005 F 3 D 0 F in high power mode and 0 x 005 F 3 D 04 in low power mode.
Table 53. Bit Descriptions for ADCBUFCON

| Bits | Bit Name | Settings | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: |
| [31:9] | Reserved |  | Reserved. | 0x0 | R |
| [8:4] | AMPDIS |  | Set these bits to 1 to disable the op amp. Set these bits to 0 to enable the op amp. Bit 8 controls the offset cancellation buffers. <br> Bit 7 controls the ADC buffers. <br> Bit 6 controls the PGA. <br> Bit 5 controls the positive front-end buffer. <br> Bit 4 controls the negative front-end buffer. | 0x10 | R/W |
| [3:0] | CHOPDIS |  | Set these bits to 1 to disable chop. Set these bits to 0 to enable chop. Clear these bits when measuring signals $<80 \mathrm{kHz}$. Set these bits when measuring signals $>80 \mathrm{kHz}$. Bit 3 controls the offset cancellation buffers. <br> Bit 2 controls the ADC buffers. <br> Bit 1 controls the PGA. <br> Bit 0 controls the front-end buffers. | 0x0 | R/W |

## AD5940/AD5941

## ADC CALIBRATION REGISTERS

Table 54. ADC Calibration Registers Summary

| Address | Name | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: |
| 0x00002230 | CALDATLOCK | ADC calibration lock register | 0x00000000 | R/W |
| 0x00002288 | ADCOFFSETLPTIA | ADC offset calibration on the low power TIA channel register | 0x00000000 | R/W |
| 0x0000228C | ADCGNLPTIA | ADC gain calibration for the low power TIA channel register | 0x00004000 | R/W |
| 0x00002234 | ADCOFFSETHSTIA | ADC offset calibration on the high speed TIA channel register | 0x00000000 | R/W |
| 0x00002284 | ADCGAINHSTIA | ADC gain calibration for the high speed TIA channel register | 0x00004000 | R/W |
| 0x00002244 | ADCOFFSETGN1 | ADC offset calibration auxiliary channel (PGA gain $=1$ ) register | 0x00000000 | R/W |
| 0x00002240 | ADCGAINGN1 | ADC gain calibration auxiliary input channel (PGA gain $=1$ ) register | 0x00004000 | R/W |
| 0x000022CC | ADCOFFSETGN1P5 | ADC offset calibration auxiliary input channel (PGA gain $=1.5$ ) register | 0x00000000 | R/W |
| 0x00002270 | ADCGAINGN1P5 | ADC gain calibration auxiliary input channel (PGA gain $=1.5$ ) register | 0x00004000 | R/W |
| 0x000022C8 | ADCOFFSETGN2 | ADC offset calibration auxiliary input channel (PGA gain $=2$ ) register | 0x00000000 | R/W |
| 0x00002274 | ADCGAINGN2 | ADC gain calibration auxiliary input channel (PGA gain $=2$ ) register | 0x00004000 | R/W |
| 0x000022D4 | ADCOFFSETGN4 | ADC offset calibration auxiliary input channel (PGA gain $=4$ ) register | 0x00000000 | R/W |
| 0x00002278 | ADCGAINGN4 | ADC gain calibration auxiliary input channel (PGA gain $=4$ ) register | 0x00004000 | R/W |
| 0x000022D0 | ADCOFFSETGN9 | ADC offset calibration auxiliary input channel (PGA gain $=9$ ) register | 0x00000000 | R/W |
| 0x00002298 | ADCGAINGN9 | ADC gain calibration auxiliary input channel (PGA gain $=9$ ) register | 0x00004000 | R/W |
| 0x0000223C | ADCOFFSETTEMPSENS | ADC offset calibration temperature sensor channel register | 0x00000000 | R/W |
| 0x00002238 | ADCGAINTEMPSENS | ADC gain calibration temperature sensor channel register | 0x00004000 | R/W |

Calibration Data Lock Register-CALDATLOCK
Address 0x00002230, Reset: 0x00000000, Name: CALDATLOCK
Table 55. Bit Descriptions for CALDATLOCK Register

| Bits | Bit Name | Settings | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $[31: 0]$ | Key | 0xDE87A5AF | Password for calibration data registers. These bits prevent the overwriting of <br> data after the calibration phase. <br> Write this value to unlock the calibration registers. | $0 \times 0$ | R/W |

## ADC Offset Calibration on the Low Power TIA Channel Register-ADCOFFSETLPTIA

Address 0x00002288, Reset: 0x00000000, Name: ADCOFFSETLPTIA
Table 56. Bit descriptions for ADCOFFSETLPTIA Register

| Bits | Bit Name | Settings | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: |
| [31:15] | Reserved |  | Reserved. | 0x0 | R |
| [14:0] | Value | 0x3FFF <br> 0x0001 <br> 0x0000 <br> 0x7FFF <br> 0x4000 | Offset calibration for the low power TIA. The ADC offset correction for the low power TIA channel is represented as a twos complement number. The calibration resolution is 0.25 LSBs of the ADCDAT LSB size. <br> 4095.75. Maximum positive offset calibration value. <br> 0.25 . Minimum positive offset calibration value. <br> 0 . No offset adjustment. <br> -0.25 . Minimum negative offset calibration value. <br> -4096.0. Maximum negative offset calibration value. | 0x0 | R/W |

## ADC Gain Calibration for the Low Power TIA Channel Register—ADCGNLPTIA

Address 0x0000228C, Reset: 0x00004000, Name: ADCGNLPTIA
Table 57. Bit Descriptions for ADCGNLPTIA Register

| Bits | Bit Name | Settings | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: |
| [31:15] | Reserved |  | Reserved. | 0x0 | R |
| [14:0] | Value | 0x7FFF <br> 0x4001 <br> $0 \times 4000$ <br> 0x3FFF <br> $0 \times 2000$ <br> 0x0001 <br> 0x0000 | Gain error calibration for the low power TIA. <br> 2. Maximum positive gain adjustment. <br> 1.000 061. Minimum positive gain adjustment. <br> 1.0. ADC result multiplied by 1 . No gain adjustment (default). <br> 0.999939. Minimum negative gain adjustment. <br> 0.5 . ADC result multiplied by 0.5 . <br> 0.000061. Maximum negative gain adjustment. <br> 0 . Illegal value; results in an ADC result of 0 . | 0x4000 | R/W |

## ADC Offset Calibration on the High Speed TIA Channel Register-ADCOFFSETHSTIA

Address 0x00002234, Reset: 0x00000000, Name: ADCOFFSETHSTIA
Table 58. Bit Descriptions for ADCOFFSETHSTIA Register

| Bits | Bit Name | Settings | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: |
| [31:15] | Reserved |  | Reserved. | 0x0 | R |
| [14:0] | Value | 0x3FFF <br> 0x0001 <br> 0x0000 <br> 0x7FFF <br> $0 \times 4000$ | High speed TIA offset calibration. ADC offset correction for high speed TIA measurement mode, represented as a twos complement number. The calibration resolution is 0.25 LSBs of the ADCDAT LSB size. <br> 4095.75. Maximum positive offset calibration value. <br> 0.25 . Minimum positive offset calibration value. <br> 0 . No offset correction. <br> -0.25 . Minimum negative offset correction. <br> -4096.0. Maximum negative offset correction. | 0x0 | R/W |

## ADC Gain Calibration for the High Speed TIA Channel Register-ADCGAINHSTIA

Address 0x00002284, Reset: 0x00004000, Name: ADCGAINHSTIA
Table 59. Bit Descriptions for ADCGAINHSTIA Register

| Bits | Bit Name | Settings | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: |
| [31:15] | Reserved |  | Reserved. | 0x0 | R |
| [14:0] | Value | $\begin{aligned} & 0 \times 7 F F F \\ & 0 \times 4001 \\ & 0 \times 4000 \\ & 0 \times 3 F F F \\ & 0 \times 2000 \\ & 0 \times 0001 \\ & 0 \times 0000 \end{aligned}$ | Gain error calibration on the high speed TIA channel. <br> 2. Maximum positive gain adjustment. <br> 1.000061. Minimum positive gain adjustment. <br> 1.0. ADC result multiplied by 1 . No gain adjustment (default). <br> 0.999939. Minimum negative gain adjustment. <br> 0.5 . ADC result multiplied by 0.5 . <br> 0.000061. Maximum negative gain adjustment. <br> 0 . Illegal value; results in an ADC result of 0 . | 0x4000 | R/W |

## AD5940/AD5941

## ADC Offset Calibration Auxiliary Channel (PGA Gain = 1) Register-ADCOFFSETGN1

Address 0x00002244, Reset: 0x00000000, Name: ADCOFFSETGN1
Table 60. Bit Descriptions for ADCOFFSETGN1 Register

| Bits | Bit Name | Settings | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: |
| [31:15] | Reserved |  | Reserved. | 0x0 | R |
| [14:0] | Value | $\begin{aligned} & 0 \times 3 \text { FFF } \\ & 0 \times 0001 \\ & 0 \times 0000 \\ & 0 \times 7 \text { FFF } \\ & 0 \times 4000 \end{aligned}$ | Offset calibration gain = 1. ADC offset correction for the auxiliary channel with PGA gain $=1$, represented as a twos complement number. The calibration resolution is 0.25 LSBs of the ADCDAT LSB size. Therefore, the calibration resolution is $\pm \mathrm{V}_{\text {REF }} / 2^{18}$. If $\mathrm{V}_{\text {REF }}=1.82 \mathrm{~V}$, the calibration resolution is $1.82 / 2^{17}=13.885 \mu \mathrm{~V}$. <br> 4095.75. Maximum positive offset calibration value. <br> 0.25 . Minimum positive offset calibration value. <br> 0 . No offset adjustment. <br> -0.25 . Minimum negative offset calibration value. <br> -4096. Maximum negative offset calibration value. | 0x0 | R/W |

## ADC Gain Calibration Auxiliary Input Channel (PGA Gain = 1) Register—ADCGAINGN1

Address 0x00002240, Reset: 0x00004000, Name: ADCGAINGN1
The ADCGAINGN1 register provides gain calibration for the voltage input channels to the ADC, including the AINx channels.
Table 61. Bit Descriptions for ADCGAINGN1 Register

| Bits | Bit Name | Settings | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: |
| [31:15] | Reserved |  | Reserved. | 0x0 | R |
| [14:0] | Value | $\begin{aligned} & 0 \times 0000 \\ & 0 \times 2000 \\ & 0 \times 4000 \\ & 0 \times 4001 \\ & 0 \times 7 F F F \\ & 0 \times 0001 \\ & 0 \times 3 F F F \end{aligned}$ | Gain calibration for PGA gain = 1. ADC gain correction for auxiliary input channels. These bits are used for all channels, except the TIA and temperature sensor channels when PGA gain $=1$. This value is stored as a signed number. Bit 14 is the sign bit, and Bits[13:0] represent the fractional part. <br> 0 . Illegal value; results in an ADC result of $0 \times 8000$. <br> 0.5 . ADC result multiplied by 0.5 . <br> 1.0. ADC result multiplied by 1 . No gain adjustment (default). <br> 1.000061. Minimum positive gain adjustment. <br> 2. Maximum positive gain adjustment. <br> 0.000061. Maximum negative gain adjustment. <br> 0.999939. Minimum negative gain adjustment. | 0x4000 | R/W |

## ADC Offset Calibration Auxiliary Input Channel (PGA Gain = 1.5) Register—ADCOFFSETGN1P5

Address 0x000022CC, Reset: 0x00000000, Name: ADCOFFSETGN1P5
The ADCOFFSETGN1P5 register provides ADC input offset calibration with PGA gain $=1.5$.
Table 62. Bit Descriptions for ADCOFFSETGN1P5 Register

| Bits | Bit Name | Settings | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $[31: 15]$ | Reserved |  | Reserved. | Ox0 | R |
| $[14: 0]$ | Value |  | Offset calibration gain $=1.5$. ADC offset correction with PGA gain $=1.5$. | $0 \times 0$ | R/W |
|  |  | $0 \times 3 F F F$ | 4095.75. Maximum positive offset calibration value. |  |  |
|  |  | $0 \times 0001$ | 0.25. Minimum positive offset calibration value. |  |  |
|  |  | $0 \times 0000$ | 0. No offset adjustment. |  |  |
|  |  | $0 \times 7 F F F$ | -0.25. Minimum negative offset calibration value. |  |  |
|  |  | $0 \times 4000$ | -4096. Maximum negative offset calibration value. |  |  |

## ADC Gain Calibration Auxiliary Input Channel (PGA Gain = 1.5) Register—ADCGAINGN1P5

Address 0x00002270, Reset: 0x00004000, Name: ADCGAINGN1P5
The ADCGAINGN1P5 register provides gain calibration for the voltage input channels to the ADC, including the AINx channels.
Table 63. Bit Descriptions for ADCGAINGN1P5 Register

| Bits | Bit Name | Settings | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: |
| [31:15] | Reserved |  | Reserved. | 0x0 | R |
| [14:0] | Value | $0 \times 0000$ <br> $0 \times 2000$ <br> $0 \times 4000$ <br> 0x4001 <br> 0x7FFF <br> 0x0001 <br> 0x3FFF | Gain calibration for PGA gain $=1.5$. These bits provide ADC gain correction for the auxiliary input channels. These bits are used for all channels except the TIA and temperature sensor channels when PGA gain $=1.5$. This value is stored as a signed number. Bit 14 is the sign bit and Bits[13:0] represent the fractional part. <br> 0 . Illegal value resulting in an ADC result of 0 . <br> 0.5 . ADC result multiplied by 0.5 . <br> 1.0. ADC result multiplied by 1 . No gain adjustment (default value). <br> 1.000061. Minimum positive gain adjustment. <br> 2. Maximum positive gain adjustment. <br> 0.000061. Maximum negative gain adjustment. <br> 0.999939. Minimum negative gain adjustment. | 0x4000 | R/W |

## ADC Offset Calibration Auxiliary Input Channel (PGA Gain = 2) Register—ADCOFFSETGN2

Address 0x000022C8, Reset: 0x00000000, Name: ADCOFFSETGN2
The ADCOFFSETGN2 register provides ADC input offset calibration with PGA gain = 2
Table 64. Bit Descriptions for ADCOFFSETGN2 Register

| Bits | Bit Name | Settings | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: |
| [31:15] | Reserved |  | Reserved. | 0x0 | R |
| [14:0] | Value | 0x3FFF <br> 0x0001 <br> 0x0000 <br> 0x7FFF <br> 0x4000 | Offset calibration auxiliary channel (PGA gain = 2). These bits provide ADC offset correction for inputs using PGA gain $=2$, represented as a twos complement number. The calibration resolution is 0.25 LSB of the ADCDAT LSB size. Therefore, the calibration resolution is $\pm \mathrm{V}_{\text {REF }} / 2^{18}$. If $\mathrm{V}_{\text {REF }}=1.82 \mathrm{~V}$, the calibration resolution is $1.8 / 2^{17}=13.73 \mu \mathrm{~V}$. 4095.75. Maximum positive offset calibration value. <br> 0.25 . Minimum positive offset calibration value. <br> 0 . No offset adjustment. <br> -0.25 . Minimum negative offset calibration value. <br> -4096. Maximum negative offset calibration value. | 0x0 | R/W |

## ADC Gain Calibration Auxiliary Input Channel (PGA Gain = 2) Register—ADCGAINGN2

Address 0x00002274, Reset: 0x00004000, Name: ADCGAINGN2
The ADCGAINGN2 register provides gain calibration for the voltage input channels to the ADC, including the AINx channels, when the PGA is enabled with gain $=2$.

Table 65. Bit Descriptions for ADCGAINGN2 Register
$\left.\begin{array}{l|l|l|l|l|l|l}\hline \text { Bits } & \text { Bit Name } & \text { Settings } & \text { Description } & \text { Reset } & \text { Access } \\ \hline[31: 15] & \text { Reserved } & & \text { Reserved. } & \begin{array}{l}\text { Gain calibration for PGA gain }=2 \text { 2. These bits provide ADC gain correction for the } \\ \text { auxiliary input channels. These bits are used for all channels except the TIA and the } \\ \text { temperature sensor channels when PGA gain }=2 . \text { This value is stored as a signed } \\ \text { number. Bit 14 is the sign bit and Bits[13:0] represent the fractional part. }\end{array} & 0 \times 4000 & \text { R/W } \\ \hline[14: 0] & \text { Value } & & & \text { 0x0000 } & \text { 0. Illegal value resulting in an ADC result of 0. }\end{array}\right]$

## AD5940/AD5941

## ADC Offset Calibration Auxiliary Input Channel (PGA Gain = 4) Register—ADCOFFSETGN4

Address 0x000022D4, Reset: 0x00000000, Name: ADCOFFSETGN4
The ADCOFFSETGN4 register provides ADC input offset calibration with PGA gain $=4$.
Table 66. Bit Descriptions for ADCOFFSETGN4 Register

| Bits | Bit Name | Settings | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $[31: 15]$ | Reserved |  | Reserved. | $0 \times 0$ | R |
| $[14: 0]$ | Value |  | Offset calibration gain = 4. ADC offset correction with PGA gain $=4$. | $0 \times 0$ | R/W |
|  |  | $0 \times 3 F F F$ | +4095.75. Maximum positive offset calibration value. |  |  |
|  |  | $0 \times 0001$ | +0.25. Minimum positive offset calibration value. |  |  |
|  |  | $0 \times 000$ | 0. No offset adjustment. |  |  |
|  |  | $0 \times 7 F F F$ | -0.25. Minimum negative offset calibration value. |  |  |
|  |  | $0 \times 4000$ | -4096. Maximum negative offset calibration value. |  |  |

## ADC Gain Calibration Auxiliary Input Channel (PGA Gain = 4) Register—ADCGAINGN4

Address 0x00002278, Reset: 0x00004000, Name: ADCGAINGN4
The ADCGAINGN4 register provides gain calibration for the voltage input channels to the ADC, including the AINx channels, when PGA is enabled with gain $=4$.

Table 67. Bit Descriptions for ADCGAINGN4 Register

| Bits | Bit Name | Settings | Description | Reset | Access |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $[31: 15]$ | Reserved |  | Reserved. | Gain calibration for PGA gain = 4. These bits provide ADC gain correction for the <br> auxiliary input channels. These bits are used for all channels except the TIA and <br> temperature sensor channels when PGA gain = 4. This value is stored as a signed <br> number. Bit 14 is the sign bit and Bits[13:0] represent the fractional part. | $0 \times 4000$ | R/W |
| $[14: 0]$ | Value |  |  |  | $0 \times 0000$ | 0. Illegal value resulting in an ADC result of 0. |

## ADC Offset Calibration Auxiliary Input Channel (PGA Gain = 9) Register—ADCOFFSETGN9

Address 0x000022D0, Reset: 0x00000000, Name: ADCOFFSETGN9
The ADCOFFSETGN9 register provides ADC input offset calibration with PGA gain $=9$.
Table 68. Bit Descriptions for ADCOFFSETGN9 Register

| Bits | Bit Name | Settings | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $[31: 15]$ | Reserved |  | Reserved. | Ox0 | R |
| $[14: 0]$ | Value |  | Offset calibration gain = 9. ADC offset correction with PGA gain $=9$. | $0 \times 0$ | R/W |
|  |  | $0 \times 3 F F F$ | 4095.75. Maximum positive offset calibration value. |  |  |
|  |  | $0 \times 0001$ | 0.25. Minimum positive offset calibration value. |  |  |
|  |  | $0 \times 0000$ | 0. No offset adjustment. |  |  |
|  |  | $0 \times 7 F F F$ | -0.25. Minimum Negative Offset calibration value. |  |  |
|  |  | $0 \times 4000$ | -4096. Maximum Negative Offset calibration value. |  |  |

## ADC Gain Calibration Auxiliary Input Channel (PGA Gain = 9) Register—ADCGAINGN9

Address 0x00002298, Reset: 0x00004000, Name: ADCGAINGN9
The ADCGAINGN9 register provides gain calibration for the voltage input channels to the ADC, including the AINx channels, when the PGA is enabled with gain $=9$.

Table 69. Bit Descriptions for ADCGAINGN9 Register

| Bits | Bit Name | Settings | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: |
| [31:15] | Reserved |  | Reserved. | 0x0 | R |
| [14:0] | Value | $0 \times 0000$ <br> $0 \times 2000$ <br> $0 \times 4000$ <br> 0x4001 <br> 0x7FFF <br> 0x0001 <br> 0x3FFF | Gain calibration for PGA gain $=9$. These bits provide ADC gain correction for the auxiliary input channels. These bits are used for all channels except the TIA and temperature sensor channels when PGA gain $=9$. This value is stored as a signed number. Bit 14 is the sign bit and Bits[13:0] represent the fractional part. <br> 0 . Illegal value resulting in an ADC result of 0 . <br> 0.5 . ADC result multiplied by 0.5 . <br> 1.0. ADC result multiplied by 1 . No gain adjustment (default value). <br> 1.000061. Minimum positive gain adjustment. <br> 2. Maximum positive gain adjustment. <br> 0.000061. Maximum negative gain adjustment. <br> 0.999939. Minimum negative gain adjustment. | 0x4000 | R/W |

## ADC Offset Calibration Temperature Sensor Channel Register—ADCOFFSETTEMPSENS

Address 0x0000223C, Reset: 0x00000000, Name: ADCOFFSETTEMPSENS
Table 70. Bit Descriptions for ADCOFFSETTEMPSENS

| Bits | Bit Name | Settings | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: |
| [31:15] | Reserved |  | Reserved. | 0x0 | R |
| [14:0] | Value | 0x3FFF <br> 0x0001 <br> 0x0000 <br> 0x7FFF <br> $0 \times 4000$ | Offset calibration for the temperature sensor. These bits provide ADC offset correction for the temperature sensor channel, represented as a twos complement number. The calibration resolution is 0.25 LSB of the ADCDAT LSB size. Therefore, the calibration resolution is $\pm \mathrm{V}_{\text {REF }} / 2^{18}$. If $\mathrm{V}_{\text {REF }}=1.82 \mathrm{~V}$, the calibration resolution is: $1.82 / 2^{17}=13.73 \mu \mathrm{~V}$. 4095.75. Maximum positive offset calibration value. <br> 0.25 . Minimum positive offset calibration value. <br> 0 . No offset adjustment. <br> -0.25 . Minimum negative offset calibration value. <br> -4096. Maximum negative offset calibration value. | 0x0 | R/W |

## ADC Gain Calibration Temperature Sensor Channel Register-ADCGAINTEMPSENS

Address 0x00002238, Reset: 0x00004000, Name: ADCGAINTEMPSENS
The ADCGAINTEMPSENS register provides the ADC gain calibration value used when measuring the internal temperature sensor.
Table 71. Bit Descriptions for ADCGAINTEMPSENS Register

| Bits | Bit Name | Settings | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: |
| [31:15] | Reserved |  | Reserved. | 0x0 | R |
| [14:0] | GAINTEMPSENS | $\begin{aligned} & 0 x 0000 \\ & 0 \times 2000 \\ & 0 \times 4000 \\ & 0 \times 4001 \\ & 0 \times 7 F F F \\ & 0 \times 0001 \\ & 0 x 3 F F F \end{aligned}$ | Gain calibration for the temperature sensor channel. These bits provide ADC gain correction for the temperature sensor channel. This value is stored as a signed number. Bit 14 is the sign bit and Bits[13:0] represent the fractional part. <br> 0 . Illegal value resulting in an ADC result of 0 . <br> 0.5 . ADC result multiplied by 0.5 . <br> 1.0. ADC result multiplied by 1 . No gain adjustment (default value). <br> 1.000061. Minimum positive gain adjustment. <br> 2. Maximum positive gain adjustment. <br> 0.000061. Maximum negative gain adjustment. <br> 0.999939. Minimum negative gain adjustment. | 0x4000 | R/W |

## AD5940/AD5941

## ADC DIGITAL POSTPROCESSING REGISTERS (OPTIONAL)

Table 72. ADC Digital Postprocessing Registers Summary

| Address | Name | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- |
| $0 \times 000020 A 8$ | ADCMIN | ADC minimum value check register | R/W |  |
| $0 \times 000020 A C$ | ADCMINSM | ADC minimum hysteresis value register | $0 \times 0000000$ |  |
| $0 \times 000020 B 0$ | ADCMAX maximum value check register | $0 \times 000000$ |  |  |
| $0 \times 000020 B 4$ | ADCMAXSMEN | ADC maximum hysteresis value register | $0 \times 0000000$ |  |
| $0 \times 000020 B 8$ | ADCDELTA | R/W |  |  |

## ADC Minimum Value Check Register—ADCMIN

Address 0x000020A8, Reset: 0x00000000, Name: ADCMIN
Table 73. Bit Descriptions for ADCMIN Register

| Bits | Bit Name | Settings | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $[31: 16]$ | Reserved |  | Reserved. | $0 \times 0$ | $R$ |
| $[15: 0]$ | MINVAL |  | ADC minimum value threshold. This value is a low ADCDAT threshold value. If a value less <br> than the value of the MINVAL bit is measured by the ADC, the FLAG4 bit in the INTCFLAG0 <br> register or INTCFLAG1 register is set to 1. | $0 \times 0$ | R/W |

## ADC Minimum Hysteresis Value Register—ADCMINSM

Address 0x000020AC, Reset: 0x00000000, Name: ADCMINSM
Table 74. Bit Descriptions for ADCMINSM Register

| Bits | Bit Name | Settings | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $[31: 16]$ | Reserved |  | Reserved. | R |  |
| $[15: 0]$ | MINCLRVAL |  | ADCMIN hysteresis value, If a value less than ADCMIN is measured by the ADC, the FLAG4 <br> bit in INTCFLAG0 register or INTCFLAG1 register is set. The FLAG4 bit is set until the value <br> of the ADCDAT register is greater than ADCMIN, Bits[15:0] + ADCMINSM, Bits[15:0]. | $0 \times 0$ | R/W |

## ADC Maximum Value Check Register-ADCMAX

Address 0x000020B0, Reset: 0x00000000, Name: ADCMAX
Table 75. Bit Descriptions for ADCMAX Register

| Bits | Bit Name | Settings | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $[31: 16]$ | Reserved |  | Reserved. | $0 \times 0$ | $R$ |
| $[15: 0]$ | MAXVAL |  | ADC maximum threshold. These bits form the optional maximum ADCDAT threshold. If a value <br> less than ADCMAX is measured by the ADC, the FLAG5 bit in the INTCFLAG0 register or <br> INTCFLAG1 register is set to 1. | $0 \times 0$ | R/W |

ADC Maximum Hysteresis Value Register—ADCMAXSMEN
Address 0x000020B4, Reset: 0x00000000, Name: ADCMAXSMEN
Table 76. Bit Descriptions for ADCMAXSMEN Register

| Bits | Bit Name | Settings | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $[31: 16]$ | Reserved |  | Reserved. | $0 \times 0$ | R |
| $[15: 0]$ | MAXSWEN |  | ADCMAX hysteresis value. If a value greater than the value of the ADCMAX register is <br> measured by the ADC, the FLAG5 bit in INTCFLAGO register or INTCFLAG1 register is set. <br> The FLAG5 bit remains set until the value of the ADCDAT register is less than the value <br> of ADCMAX, Bits[15:0] - ADCMAXSMEN, Bits[15:0]. | $0 \times 0$ | R/W |

## ADC Delta Value Check Register—ADCDELTA

Address 0x000020B8, Reset: 0x00000000, Name: ADCDELTA
Table 77. Bit Descriptions for ADCDELTA Register

| Bits | Bit Name | Settings | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $[31: 16]$ | Reserved |  | Reserved. | $0 \times 0$ | R |
| $[15: 0]$ | DELTAVAL |  | ADCDAT code differences limit option. If two consecutive ADCDAT register results have <br> a difference greater than ADCDELTA, Bits[15:0], an error flag is set via the FLAG6 bit of <br> the INTCFLAG0 register or INTCFLAG1 register. | 0x0 | R/W |

## ADC STATISTICS REGISTERS

Table 78. ADC Statistics Registers Summary

| Address | Name | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- |
| $0 \times 000021 C 0$ | STATSVAR | Variance output register | $0 \times 00000000$ | R |
| $0 \times 000021 C 4$ | STATSCON | Statistics control module configuration register, including mean, variance, and outlier <br> detection blocks | $0 \times 00000000$ | R/W |
| $0 \times 000021 C 8$ | STATSMEAN | Mean output register | $0 \times 00000000$ | R |

## Variance Output Register—STATSVAR

Address 0x000021C0, Reset: 0x00000000, Name: STATSVAR
Table 79. Bit Descriptions for STATSVAR

| Bits | Bit Name | Settings | Description | Reset | Access |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 31 | Reserved |  | Reserved. | Statistical variance value. This value indicates the spread from the mean value. | $0 \times 0$ | R |
| $[30: 0]$ | Variance |  | $0 \times 0$ | R |  |  |

## Statistics Control Register—STATSCON

Address 0x000021C4, Reset: 0x00000000, Name: STATSCON
Table 80. Bit Descriptions for STATSCON Register

| Bits | Bit Name | Settings | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: |
| [31:12] | Reserved |  | Reserved. | 0x0 | R |
| [11:7] | STDDEV |  | Standard deviation configuration. | 0x0 | R/W |
| [6:4] | SAMPLENUM | $\begin{array}{r} 0 \\ 1 \\ 10 \\ 11 \\ 100 \end{array}$ | Sample size. These bits set the number of ADC samples used for each statistic calculation. <br> 128 samples. <br> 64 samples. <br> 32 samples. <br> 16 samples. <br> 8 samples. | $0 \times 0$ | R/W |
| [3:1] | Reserved |  | Reserved. | 0x0 | R/W |
| 0 | STATSEN | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Statistics enable. Disable statistics. Enable statistics. | 0x0 | R/W |

Statistics Mean Output Register—STATSMEAN
Address 0x000021C8, Reset: 0x00000000, Name: STATSMEAN
Table 81. Bit Descriptions for STATSMEAN Register

| Bits | Bit Name | Settings | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $[31: 16]$ | Reserved |  | Reserved. | $0 \times 0$ | $R$ |
| $[15: 0]$ | Mean |  | Mean output. These bits form the mean value calculated for the number of ADC <br> samples set by STATSCON, Bits[6:4]. | $0 \times 0$ | R |

## PROGRAMMABLE SWITCH MATRIX

The AD5940/AD5941 provides flexibility for connecting external pins to the high speed DAC excitation amplifier and to the high speed TIA inverting input. This flexibility supports options for impedance measurements of different sensor types and allows an ac signal to be coupled to the dc bias voltage of a sensor.

When configuring the switches, take the switch settings on the output of the low power amplifiers into account.

On power-up, all switches are open to disconnect the sensor.
Figure 36 shows a high level diagram of how each of the switch matrix nodes (data out, positive, negative, and TIA nodes) connect to the internal circuitry of the AD5940/AD5941. Figure 37 shows a detailed diagram of every switch on the matrix.

## SWITCH DESCRIPTIONS

## Dx/DRO Switches

The Dx/DR0 switches select the pin to connect to the excitation amplifier output of the high speed DAC. For an impedance measurement, this pin is CEO. The output of the excitation amplifier can be connected to an external calibration resistor ( $\mathrm{R}_{\mathrm{CAL}}$ ) via the RCAL0 pin if the DR0 switch is closed.

## Px/Pxx Switches

The Px/Pxx switches select the pin to connect to the positive node of the excitation amplifier of the high speed DAC. For most applications, this pin is RE0. The negative input of the excitation amplifier can be connected to an external calibration resistor via the RCAL0 pin if the PR0 switch is closed.

## Nx/Nxx Switches

The $\mathrm{Nx} / \mathrm{Nxx}$ switches select the pin to connect to the negative node of the excitation amplifier of the high speed DAC. The inverting input of the high speed TIA can be connected to an external calibration resistor via the RCAL1 pin if the NR1 switch is closed.

## Tx/TR1 Switches

The Tx/TR1 switches select the pin to connect to the inverting input of the high speed TIA. The inverting input of the high
speed TIA can be connected to Rcal via the RCAL1 pin if the TR1 switch is closed.

## AFEx Switches

The AFE1, AFE2, and AFE3 switches are only intended for use as switches. These switches are not ADC inputs. In a multimeasurement system, these switches provide a method to switch sensor electrodes, which is useful in bioelectric system applications.

## RECOMMENDED CONFIGURATION IN HIBERNATE MODE

To minimize leakage on the switches connecting to the positive node and negative node of the excitation amplifier, and to minimize leakage on the high speed TIA, it is recommended to tie the switches to the internal 1.82 V LDO generated voltage by closing the PL, PL2, NL, and NL2 switches.
In hibernate mode, it is assumed that only the dc bias voltage from the low power amplifiers is required for the sensor.

## OPTIONS FOR CONTROLLING ALL SWITCHES

Figure 37 shows all switches connected to the high speed DAC excitation amplifier and to the inverting input of the high speed TIA.

Two options are available for controlling the switches on the switch matrix,

- Control the Tx/TR1, Nx/Nxx, Px/Pxx, and Dx/DR0 switches as a group in the SWCON register.
- Individual control of each switch within the switch matrix using the xSWFULLCON registers.

If controlling the switches using the xSWFULLCON registers, follow this sequence:

1. Write to the specific bit in the xSWFULLCON register.
2. Set the SWSOURCESEL bit in the SWCON register. If this bit is not set after writing to the xSWFULLCON register, the changes do not take effect.

In addition, status registers are available to read back the open or closed status of each switch.


Figure 36. Switch Matrix High Level Diagram


Figure 37. Switch Matrix Block Diagram —Switches Connecting to the High Speed DAC and High Speed TIA

## PROGRAMMABLE SWITCHES REGISTERS

Table 82. Programmable Switch Matrix Registers Summary

| Address | Name | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: |
| 0x0000200C | SWCON | Switch matrix configuration | 0x0000FFFF | R/W |
| 0x00002150 | DSWFULLCON | Switch matrix full configuration (Dx/DRO) | 0x00000000 | R/W |
| 0x00002154 | NSWFULLCON | Switch matrix full configuration ( $\mathrm{Nx} / \mathrm{Nxx}$ ) | 0x00000000 | R/W |
| 0x00002158 | PSWFULLCON | Switch matrix full configuration ( $\mathrm{Px} / \mathrm{Pxx}$ ) | 0x00000000 | R/W |
| 0x0000215C | TSWFULLCON | Switch matrix full configuration (Tx/TR1) | 0x00000000 | R/W |
| 0x000021B0 | DSWSTA | Switch matrix status (Dx/DR0) | 0x00000000 | R |
| 0x000021B4 | PSWSTA | Switch matrix status (Px/Pxx) | 0x00000000 | R |
| 0x000021B8 | NSWSTA | Switch matrix status ( $\mathrm{Nx} / \mathrm{Nxx}$ ) | 0x00000000 | R |
| 0x000021BC | TSWSTA | Switch matrix status (Tx/TR1) | 0x00000000 | R |

## Switch Matrix Configuration Register—SWCON

Address 0x0000200C, Reset: 0x0000FFFF, Name: SWCON
This register allows configuration of the switch matrix.
Table 83. Bit Descriptions for SWCON Register

| Bits | Bit Name | Settings | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: |
| [31:19] | Reserved |  | Reserved. | 0x0 | R |
| 18 | T10CON | $\begin{aligned} & 1 \\ & 0 \end{aligned}$ | Control of the T10 switch. T10 closed. T10 open. | $0 \times 0$ | R/W |
| 17 | T9CON | $\begin{aligned} & 1 \\ & 0 \end{aligned}$ | Control of the T9 switch. <br> T9 closed. <br> T9 open. | 0x0 | R/W |
| 16 | SWSOURCESEL | 1 0 | Switch control select. This bit selects the registers to control the programmable switches. <br> Switch control source. Switches controlled by DSWFULLCON, TSWFULLCON, PSWFULLCON, and NSWFULLCON registers. <br> Dx/DR0, Tx/TR1, Px/Pxx, and Nx/Nxx switches controlled as groups. Switches controlled as groups via the SWCON register. | 0x0 | R/W |
| [15:12] | TMUXCON | 0000 0001 0010 0011 0100 0101 0110 0111 1000 1001 1010 to 1111 | Control of the Tx/TR1 switch mux. Does not include control of the T9 or T10 switch. <br> All switches open. <br> T1 closed, remaining switches open. <br> T2 closed, remaining switches open. <br> T3 closed, remaining switches open. <br> T4 closed, remaining switches open. <br> T5 closed, remaining switches open. <br> T6 closed, remaining switches open. <br> T7 closed, remaining switches open. <br> TR1 closed, remaining switches open. <br> All switches closed. <br> All switches open. | 0xF | R/W |

## AD5940/AD5941

| Bits | Bit Name | Settings | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: |
| [11:8] | NMUXCON | 0000 0001 0010 0011 0100 0101 0110 0111 1000 1001 1010 1011 to 1110 1111 | Control of N switch mux. <br> NL closed, remaining switches open. <br> N1 closed, remaining switches open. <br> N2 closed, remaining switches open. <br> N3 closed, remaining switches open. <br> N4 closed, remaining switches open. <br> N5 closed, remaining switches open. <br> N6 closed, remaining switches open. <br> N7 closed, remaining switches open. <br> Reserved. <br> N9 closed, remaining switches open. <br> NR1 closed, remaining switches open. <br> NL2 closed, remaining switches open. <br> All switches open. | 0xF | R/W |
| [7:4] | PMUXCON | 0000 0001 0010 0011 0100 0101 0110 0111 1000 1001 1010 1011 1100 1101 to 1110 1111 | Control of Px/Pxx switch mux. <br> PL closed, remaining switches open. <br> PRO closed, remaining switches open. <br> P2 closed, remaining switches open. <br> P3 closed, remaining switches open. <br> P4 closed, remaining switches open. <br> P5 closed, remaining switches open. <br> P6 closed, remaining switches open. <br> P7 closed, remaining switches open. <br> P8 closed, remaining switches open. <br> P9 closed, remaining switches open. <br> Reserved. <br> P11 closed, remaining switches open. Reserved. <br> PL2 closed, remaining switches open. All switches open. | 0xF | R/W |
| [3:0] | DMUXCON | 0000 0001 0010 0011 0100 0101 0110 0111 1000 1001 1010 to 1111 | Control of Dx/DR0 switch mux. <br> All switches open. <br> DRO closed, remaining switches open. <br> D2 closed, remaining switches open. <br> D3 closed, remaining switches open. <br> D4 closed, remaining switches open. <br> D5 closed, remaining switches open. <br> D6 closed, remaining switches open. <br> D7 closed, remaining switches open. <br> D8 closed, remaining switches open. <br> All switches closed. <br> All switches open. | 0xF | R/W |

## Switch Matrix Full Configuration Dx/DRO Register—DSWFULLCON

Address 0x00002150, Reset: 0x00000000, Name: DSWFULLCON
The DSWFULLCON register allows individual control of the Dx/DR0 switches. The bit names are the same as the switch names shown in Figure 37.

Table 84. Bit Descriptions for DSWFULLCON Register

| Bits | Bit Name | Settings | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: |
| [31:8] | Reserved |  | Reserved. | 0x0 | R |
| 7 | D8 | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Control of the D8 switch. This bit connects the D-node of the excitation amplifier to the AFE3 pin. <br> Switch open. <br> Switch closed. | 0x0 | R/W |
| 6 | D7 | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Control of the D7 switch. This bit connects the D-node of the excitation amplifier to the SEO pin. <br> Switch open. <br> Switch closed. | 0x0 | R/W |
| 5 | Reserved |  | Reserved. | 0x0 | R/W |
| 4 | D5 | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Control of the D5 switch. This bit connects the data out node of the excitation amplifier to the CEO pin. <br> Switch open. <br> Switch closed. | 0x0 | R/W |
| 3 | D4 | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Control of the D4 switch. This bit connects the data out node of the excitation amplifier to the AIN3 pin. <br> Switch open. <br> Switch closed. | 0x0 | R/W |
| 2 | D3 | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Control of the D3 switch. This bit connects the data out node of the excitation amplifier to the AIN2 pin. <br> Switch open. <br> Switch closed. | 0x0 | R/W |
| 1 | D2 | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Control of the D2 switch. This bit connects the data out node of the excitation amplifier to the AIN1 pin. <br> Switch open. <br> Switch closed. | 0x0 | R/W |
| 0 | DR0 | 0 1 | Control of the DRO switch. This bit connects the data out node of the excitation amplifier to the RCALO pin. <br> Switch open. <br> Switch closed. | 0x0 | R/W |

## Switch Matrix Full Configuration Nx/Nxx Register—NSWFULLCON

Address 0x00002154, Reset: 0x00000000, Name: NSWFULLCON
The NSWFULLCON register allows individual control of the $\mathrm{Nx} / \mathrm{Nxx}$ switches. The bit names are the same as the switch names shown in Figure 37.

Table 85. Bit Descriptions for NSWFULLCON Register

| Bits | Bit Name | Settings | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: |
| [31:12] | Reserved |  | Reserved. | 0x0 | R |
| 11 | NL2 | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Control of the NL2 switch. If this bit is set, NL2 is closed. If this bit is not set, NL2 is open. Switch open. <br> Switch closed. | $0 \times 0$ | R/W |
| 10 | NL | 0 | Control of the NL switch. If this bit is set, NL is closed. If this bit is not set, NL is open. This bit shorts the negative node of the excitation amplifier to the inverting input of the high speed TIA. <br> Switch open. <br> Switch closed. | 0x0 | R/W |

## AD5940/AD5941

| Bits | Bit Name | Settings | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 9 | NR1 |  | Control of the NR1 switch. If this bit is set, NR1 is closed. If this bit is not set, NR1 is open. This bit connects the negative node of the excitation amplifier to the RCAL1 pin. Switch open. <br> Switch closed. | 0x0 | R/W |
| 8 | N9 |  | Control of the N9 switch. If this bit is set, N 9 is closed. If this bit is not set, N 9 is open. This bit connects the negative node of the excitation amplifier directly to the SEO pin, bypassing the Rload_seo resistor. <br> Switch open. <br> Switch closed. | 0x0 | R/W |
| 7 | Reserved |  | Reserved. |  |  |
| 6 | N7 |  | Control of the N7 switch. If this bit is set, N7 is closed. If this bit is not set, N7 is open. This bit connects the negative node of the excitation amplifier to the AFE3 pin via the Rload_afez resistor. <br> Switch open. <br> Switch closed. | 0x0 | R/W |
| 5 | N6 |  | Control of the N6 switch. If this bit is set, N6 is closed. If this bit is not set, N6 is open. This bit connects the negative node of the excitation amplifier to SEO. <br> Switch open. <br> Switch closed. | 0x0 | R/W |
| 4 | N5 |  | Control of the N5 switch. If this bit is set, N5 is closed. If this bit is not set, N5 is open. This bit connects the negative node of the excitation amplifier to the SEO pin via Rload_seo. <br> Switch open. <br> Switch closed. | 0x0 | R/W |
| 3 | N4 | 0 | Control of the N4 switch. If this bit is set, N4 is closed. If this bit is not set, N4 is open. This bit connects the negative node of the excitation amplifier to the AIN3 pin. <br> Switch open. <br> Switch closed. | 0x0 | R/W |
| 2 | N3 |  | Control of the N3 switch. If this bit is set, N3 is closed. If this bit is not set, N3 is open. This bit connects the negative node of the excitation amplifier to the AIN2 pin. <br> Switch open. <br> Switch closed. | 0x0 | R/W |
| 1 | N2 |  | Control of the N2 switch. If this bit is set, N2 is closed. If this bit is not set, N2 is open. This bit connects the negative node of the excitation amplifier to the AIN1 pin. Switch open. <br> Switch closed. | 0x0 | R/W |
| 0 | N1 |  | Control of the N1 switch. If this bit is set, N 1 is closed. If this bit is not set, N 1 is open. This bit connects the negative node of the excitation amplifier to the AINO pin. <br> Switch open. <br> Switch closed. | 0x0 | R/W |

## Switch Matrix Full Configuration Px/Pxx Register—PSWFULLCON

Address 0x00002158, Reset: 0x00000000, Name: PSWFULLCON
The PSWFULLCON register allows individual control of the $\mathrm{Px} / \mathrm{Pxx}$ switches. The bit names are the same as the switch names shown in Figure 37.

Table 86. Bit Descriptions for PSWFULLCON Register

| Bits | Bit Name | Settings | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $[31: 15]$ | Reserved |  | Reserved. | $0 \times 0$ | R |
| 14 | PL2 |  | PL2 switch control. | Switch open. |  |
|  |  | 1 | Switch closed. | R/W |  |
|  |  |  |  |  |  |


| Bits | Bit Name | Settings | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 13 | PL |  | PL switch control. This bit shorts the data out and positive nodes of the excitation amplifier together. <br> Switch open. <br> Switch closed. | 0x0 | R/W |
| [12:11] | Reserved |  | Reserved. | 0x0 | R/W |
| 10 | P11 | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Control of the P11 switch. Setting this bit closes the P11 switch. The P11 switch is open if this bit is not set. This bit connects the positive node of the excitation amplifier to the CEO pin. <br> Switch open. <br> Switch closed. | 0x0 | R/W |
| 9 | Reserved |  | Reserved. | 0x0 | R/W |
| 8 | P9 | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Control of the P9 switch. Setting this bit closes the P9 switch. The P9 switch is open if this bit is not set. This bit connects the positive node of the excitation amplifier to the AFE3 pin. <br> Switch open. <br> Switch closed. | $0 \times 0$ | R/W |
| 7 | P8 | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Control of the P8 switch. Setting this bit closes the P8 switch. The P8 switch is open if this bit is not set. This bit connects the positive node of the excitation amplifier to the DEO pin. <br> Switch open. <br> Switch closed. | $0 \times 0$ | R/W |
| 6 | P7 | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Control of the P7 switch. Setting this bit closes the P7 switch. The P7 switch is open if this bit is not set. This bit connects the positive node of the excitation amplifier to the SEO pin. <br> Switch open. <br> Switch closed. | $0 \times 0$ | R/W |
| 5 | P6 | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Control of the P6 switch. Setting this bit closes P6. P6 is open if this bit is not set. This bit connects the positive node of the excitation amplifier to the AFE2 pin. <br> Switch open. <br> Switch closed. | $0 \times 0$ | R/W |
| 4 | P5 | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Control of the P5 switch. Setting this bit closes P5. The P5 switch is open if this bit is not set. This bit connects the positive node of the excitation amplifier to the REO pin. Switch open. <br> Switch closed. | 0x0 | R/W |
| 3 | P4 | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Control of the P4 switch. Setting this bit closes P4. The P4 switch is open if this bit is not set. This bit connects the positive node of the excitation amplifier to the AIN3 pin. <br> Switch open. <br> Switch closed. | $0 \times 0$ | R/W |
| 2 | P3 | 0 | Control of the P3 switch. Setting this bit closes P3. The P3 switch is open if this bit is not set. This bit connects the positive node of the excitation amplifier to the AIN2 pin. Switch open. <br> Switch closed. | $0 \times 0$ | R/W |
| 1 | P2 | 0 | Control of the P2 switch. Setting this bit closes P2. The P2 switch is open if this bit is not set. This bit connects the positive node of the excitation amplifier to the AIN1 pin. Switch open. <br> Switch closed. | 0x0 | R/W |
| 0 | PRO | 0 | PRO switch control. This bit connects the positive node of the excitation amplifier to the RCALO pin. <br> Switch open. <br> Switch closed. | $0 \times 0$ | R/W |

## AD5940/AD5941

## Switch Matrix Full Configuration Tx/TR1 Register—TSWFULLCON

Address 0x0000215C, Reset: 0x00000000, Name: TSWFULLCON
The TSWFULLCON register allows individual control of the Tx/TR1 switches. The bit names are the same as the switch names shown in Figure 37.

Table 87. Bit Descriptions for TSWFULLCON Register

| Bits | Bit Name | Settings | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: |
| [31:12] | Reserved |  | Reserved. | 0x0 | R |
| 11 | TR1 |  | Control of the TR1 switch. Setting this bit closes TR1. The TR1 switch is open if this bit is not set. This bit connects the RCAL1 pin to the inverting input of the high speed TIA. Switch open. <br> Switch closed. | 0x0 | R/W |
| 10 | Reserved |  | Reserved. | 0x0 | R/W |
| 9 | T10 |  | Control of the T10 switch. Setting this bit closes T10. The T10 switch is open if this bit is not set. This bit connects the DEO pin to the inverting input of the high speed TIA. Switch open. <br> Switch closed. | 0x0 | R/W |
| 8 | T9 | 0 1 | Control of the T9 switch. Setting this bit closes T9. The T9 switch is open if this bit is not set. This switch is used in conjunction with the T 10 switch. <br> Switch open. When open, the inverting input of the high speed TIA can be DEO via the T10 switch. <br> Switch closed. Ensure that T10 is open. The inverting input of the high speed TIA is determined by $\mathrm{T} 1, \mathrm{~T} 2, \mathrm{~T} 3, \mathrm{~T} 4, \mathrm{~T} 5$, and T 6 . | 0x0 | R/W |
| 7 | Reserved |  | Reserved. | 0x0 | R/W |
| 6 | T7 | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Control of the T7 switch. Setting this bit closes T7. The T7 switch is open if this bit is not set. <br> Switch open. <br> Switch closed. | 0x0 | R/W |
| 5 | T6 | 0 | Control of the T6 switch. Setting this bit closes T6. The T6 switch is open if this bit is not set. This bit allows connection of the RCALx path to the DEO input to calibrate the Rload_deo and Rtia_deo resistors. <br> Switch open. <br> Switch closed. | 0x0 | R/W |
| 4 | T5 | 0 | Control of the T5 switch. Setting this bit closes T5. The T5 switch is open if this bit is not set. This bit connects the inverting input of the high speed TIA to the SEO pin via the T9 switch and Rload_sEo. <br> Switch open. <br> Switch closed. | 0x0 | R/W |
| 3 | T4 | 0 | Control of the T4 switch. Setting this bit closes T4. The T4 switch is open if this bit is not set. This bit connects the inverting input of the high speed TIA to the AIN3 pin via the T9 switch. <br> Switch open. <br> Switch closed. | 0x0 | R/W |
| 2 | T3 | 0 | Control of the T3 switch. Setting this bit closes T3. The T3 switch is open if this bit is not set. This bit connects the inverting input of the high speed TIA to the AIN2 pin via the T9 switch. <br> Switch open. <br> Switch closed. | 0x0 | R/W |


| Bits | Bit Name | Settings | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 1 | T2 |  | Control of the T2 switch. Setting this bit closes T2. T2 is open if this bit is not set. This <br> bit connects the inverting input of the high speed TIA to the AIN1 pin via the T9 <br> switch. | $0 \times 0$ | R/W |
|  |  | 1 | Switch open. <br> Switch closed. | Control of the T1 switch. Setting this bit closes T1. T1 is open if this bit is not set. This <br> bit connects the inverting input of the high speed TIA to the AIN0 pin via the T9 <br> switch. | $0 \times 0$ |
| 0 | T1 | 0 | Switch open. | R/W |  |

## Switch Matrix Status Dx/DR0 Register—DSWSTA

Address 0x000021B0, Reset: 0x000000000, Name: DSWSTA
The DSWSTA register indicates the status of the Dx/DR0 switches. The bit names are the same as the switch names shown in Figure 37.
Table 88. Bit Descriptions for DSWSTA Register

| Bits | Bit Name | Settings | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: |
| [31:7] | Reserved |  | Reserved. | 0x0 | R |
| 6 | D7STA | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Status of the D7 switch. Switch open. <br> Switch closed. | 0x0 | R |
| 5 | D6STA | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Status of the D6 switch. Switch open. <br> Switch closed. | 0x0 | R |
| 4 | D5STA | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Status of the D5 switch. Switch open. <br> Switch closed. | 0x0 | R |
| 3 | D4STA | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Status of the D4 switch. Switch open. <br> Switch closed. | 0x0 | R |
| 2 | D3STA | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Status of the D3 switch. Switch open. <br> Switch closed. | 0x0 | R |
| 1 | D2STA | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Status of the D2 switch. Switch open. <br> Switch closed. | $0 \times 0$ | R |
| 0 | DROSTA | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Status of the DRO switch. Switch open. <br> Switch closed. | 0x0 | R |

## Switch Matrix Status Px/Pxx Register—PSWSTA

Address 0x000021B4, Reset: 0x00000000, Name: PSWSTA
The PSWSTA register indicates the status of the Px/Pxx switches. The bit names are the same as the switch names shown in Figure 37.
Table 89. Bit Descriptions for PSWSTA Register

| Bits | Bit Name | Settings | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $[31: 15]$ | Reserved |  | Reserved. | $0 \times 0$ | R |
| 14 | PL2STA | 0 | Status of PL2 switch. | Switch open. |  |
|  |  | 1 | Switch closed. | $0 \times 0$ | $R$ |
|  |  | 0 | PL switch control. | Switch open. |  |
| 13 | PLSTA | Switch closed. | $0 \times 0$ | R |  |
|  |  |  |  |  |  |

## AD5940/AD5941

| Bits | Bit Name | Settings | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 12 | P13STA | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Status of the P13 switch. Switch open. <br> Switch closed. | 0x0 | R |
| 11 | Reserved |  | Reserved | 0x0 | R |
| 10 | P11STA | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Status of the P11 switch. Switch open. <br> Switch closed. | 0x0 | R |
| 9 | P9STA | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Status of the P9 switch. <br> Switch open. <br> Switch closed. | 0x0 | R |
| 7 | P8STA | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Status of the P8 switch. <br> Switch open. <br> Switch closed. | 0x0 | R |
| 6 | P7STA | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Status of the P7 switch. Switch open. <br> Switch closed. | 0x0 | R |
| 5 | P6STA | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Status of the P5 switch. Switch open. Switch closed. | 0x0 | R |
| 4 | P5STA | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Status of the P5 switch. Switch open. Switch closed. | 0x0 | R |
| 3 | P4STA | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Status of the P4 switch. Switch open. Switch closed. | 0x0 | R |
| 2 | P3STA | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Status of the P3 switch. Switch open. <br> Switch closed. | 0x0 | R |
| 1 | P2STA | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Status of the P2 switch. <br> Switch open. <br> Switch closed. | 0x0 | R |
| 0 | PROSTA | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | PRO switch control. Switch open. Switch closed. | 0x0 | R |

## Switch Matrix Status Nx/Nxx Register—NSWSTA

Address 0x000021B8, Reset: 0x00000000, Name: NSWSTA
The NSWSTA register indicates the status of the Nx/Nxx switches. The bit names are the same as the switch names shown in Figure 37.
Table 90. Bit Descriptions for NSWSTA Register

| Bits | Bit Name | Settings | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: |
| [31:12] | Reserved |  | Reserved. | 0x0 | R |
| 11 | NL2STA | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Status of the NL2 switch. Switch open. Switch closed. | 0x0 | R |
| 10 | NLSTA | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Status of the NL switch. Switch open. Switch closed. | 0x0 | R |
| 9 | NR1STA | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Status of the NR1 switch. Switch open. Switch closed. | 0x0 | R |


| Bits | Bit Name | Settings | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 8 | N9STA | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Status of the N9 switch. Switch open. <br> Switch closed. | 0x0 | R |
| 7 | Reserved |  | Reserved | 0x0 | R |
| 6 | N7STA | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Status of the N7 switch. <br> Switch open. <br> Switch closed. | 0x0 | R |
| 5 | N6STA | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Status of the N6 switch. <br> Switch open. <br> Switch closed. | 0x0 | R |
| 4 | N5STA | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Status of the N5 switch. Switch open. <br> Switch closed. | 0x0 | R |
| 3 | N4STA | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Status of the N4 switch. Switch open. Switch closed. | 0x0 | R |
| 2 | N3STA | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Status of the N3 switch. Switch open. Switch closed. | 0x0 | R |
| 1 | N2STA | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Status of the N2 switch. <br> Switch open. <br> Switch closed. | 0x0 | R |
| 0 | N1STA | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Status of the N1 switch. Switch open. <br> Switch closed. | 0x0 | R |

Switch Matrix Status Tx/TR1 Register—TSWSTA
Address 0x000021BC, Reset: 0x00000000, Name: TSWSTA
The TSWSTA register indicates the status of the Tx/TR1 switches. The bit names are the same as the switch names shown in Figure 37.
Table 91. Bit Descriptions for TSWSTA Register

| Bits | Bit Name | Settings | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: |
| [31:12] | Reserved |  | Reserved. | 0x0 | R |
| 11 | TR1STA | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Status of the TR1 switch. Switch open. Switch closed. | 0x0 | R |
| 10 | Reserved |  | Reserved | 0x0 | R |
| 9 | T10STA | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Status of the T10 switch. Switch open. Switch closed. | $0 \times 0$ | R |
| 8 | T9STA | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Status of the T9 switch. Switch open. Switch closed. | $0 \times 0$ | R |
| 7 | Reserved |  | Reserved. | 0x0 | R |
| 6 | T7STA | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Status of the T7 switch. <br> Switch open. <br> Switch closed. | $0 \times 0$ | R |
| 5 | T6STA | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Status of the T6 switch. Switch open. <br> Switch closed. | 0x0 | R |
| 4 | T5STA | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Status of the T5 switch. <br> Switch open. <br> Switch closed. | $0 \times 0$ | R |

## AD5940/AD5941

| Bits | Bit Name | Settings | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 3 | T4STA | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Status of the T4 switch. Switch open. <br> Switch closed. | 0x0 | R |
| 2 | T3STA | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Status of the T3 switch. Switch open. Switch closed. | 0x0 | R |
| 1 | T2STA | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Status of the T2 switch. Switch open. Switch closed. | 0x0 | R |
| 0 | T1STA | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Status of the T1 switch. Switch open. Switch closed. | 0x0 | R |

## PRECISION VOLTAGE REFERENCES

This section describes the integrated voltage reference options available on the AD5940/AD5941. The AD5940/AD5941 can generate accurate voltage references for the ADC and DAC . There is a 1.82 V reference for the ADC and DAC and a 2.5 V reference for the potentiostat. The 2.5 V reference must be decoupled via the VREF_2V5 pin and the 1.82 V reference must be decoupled via the VREF_1V82 pin. There is a 1.11 V reference for the ADC input bias. This reference must be decoupled via the VBIAS_CAP pin.

There are both high power and low power buffers associated with the 1.11 V and 1.82 V references. The high power buffers are used when the ADC is in active mode and is converting. The low power buffers are used in hibernate mode to maintain the charge on the decoupling capacitors to enable faster wakeup from hibernate mode.
Figure 38 shows the various voltage reference options available and the register and bits that control these options.


Figure 38. Precision Voltage References

## AD5940/AD5941

## HIGH POWER AND LOW POWER BUFFER CONTROL REGISTER—BUFSENCON

Address 0x00002180, Reset: 0x00000037, Name: BUFSENCON
Table 92. Bit Descriptions for BUFSENCON Register

| Bits | Bit Name | Settings | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: |
| [31:9] | Reserved |  | Reserved. | 0x0 | R |
| 8 | V1P8THERMSTEN | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Buffered reference output. Buffered output to the AIN3/BUF_VREF1V82 pin. Disables 1.82 V buffered reference output. <br> Enables 1.82 V buffered reference output. | 0x0 | R/W |
| 7 | Reserved |  | Reserved. | 0x0 | R |
| 6 | V1P1LPADCCHGDIS | 0 1 | Controls the decoupling capacitor discharge switch. This switch connects the 1.11 V internal reference for the ADC common-mode voltage to an internal discharging circuit. Leave this bit open for normal operation to maintain the reference voltage on the external 1.11 V decoupling capacitor. <br> Opens switch (recommended value). Leave the switch open to maintain charge on external decoupling capacitor for the 1.11 V reference. <br> Closes switch. Close this switch to connect the 1.11 V reference to the discharging circuit. | 0x0 | R/W |
| 5 | V1P1LPADCEN | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | ADC 1.11 V low power common-mode buffer (optional). Use the high speed or low power reference buffer. <br> Disables the 1.11 V low power reference buffer of the ADC. <br> Enables the 1.11 V low power reference buffer of the ADC. | 0x1 | R/W |
| 4 | V1P1HSADCEN | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Enables the 1.11 V , high speed, common-mode buffer. This bit controls the buffer for the 1.11 V common-mode voltage source to the ADC input stage. Disables the 1.11 V , high speed, common-mode buffer. <br> Enables the 1.11 V , high speed, common-mode buffer (recommended value for normal ADC operation). | 0x1 | R/W |
| 3 | V1P8HSADCCHGDIS |  | Controls the decoupling capacitor discharge switch. This switch connects the 1.82 V internal ADC reference to an internal discharging circuit. Leave this bit open for normal operation to maintain the reference voltage on the external decoupling capacitor. <br> Opens switch. If opened, the voltage on the external decoupling capacitor for the reference is maintained (recommended value). <br> Closes switch. Close this switch to connect the reference to the discharge circuit. | 0x0 | R/W |
| 2 | V1P8LPADCEN | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | ADC 1.82 V low power reference buffer. <br> Disables the low power 1.82 V reference buffer. <br> Enables the low power 1.82 V reference buffer (recommended value). This setting speeds up the settling time when exiting a power-down state. | 0x1 | R/W |
| 1 | V1P8HSADCILIMITEN | $\begin{aligned} & 0 \\ & 1 \\ & \hline \end{aligned}$ | High speed ADC input current limit. This bit protects the ADC input buffer. Disables buffer current limit. <br> Enables buffer current limit (recommended value). | 0x1 | R/W |
| 0 | V1P8HSADCEN | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | High power 1.82 V reference buffer. Enable the reference buffer for normal ADC conversions. <br> Disables 1.82 V high speed ADC reference buffer. <br> Enables 1.82 V high speed ADC reference buffer. | 0x1 | R/W |

## SEQUENCER

## SEQUENCER FEATURES

The features of the AD5940/AD5941 sequencer are as follows:

- Programmable for cycle accurate applications.
- Four separate command sequences.
- Large 6 kB SRAM to store sequences.
- FIFO for storing measurement results.
- Control via the wake-up timer, SPI command, or GPIO toggle.
- Various interrupts from user maskable sources.


## SEQUENCER OVERVIEW

The role of the sequencer is to allow offloading of the low level AFE operations from the external microcontroller and to provide cyclic accurate control over the analog DSP blocks. The sequencer handles timing critical operations without being subject to system load.
In the AD5940/AD5941, four sequences are supported by hardware. These sequences can be stored in SRAM to easily switch between different measurement procedures. Only one sequence can be executed by the sequencer at a time. However, the user can configure which sequences the sequencer executes and the order in which they are executed.
The sequencer reads commands from the sequence that is stored in the command memory and, depending on the command, either waits a certain amount of time or writes a value to a memory map register (MMR). The execution is sequential, with no branching. The sequencer cannot read MMR values or signals from the analog or DSP blocks.
To enable the sequencer, set the SEQEN bit in the SEQCON register. Writing 0 to this bit disables the sequencer.
The rate at which the sequencer commands are executed is provided in the SEQWRTMR bits in the SEQCON register. When a write command is executed by the sequencer, the sequencer performs the MMR write and then waits SEQWRTMR clock cycles before fetching the next command in the sequence. The effect is the same as a write command followed by a wait command. The main purpose of this setup is to reduce code size when generating arbitrary waveforms. The SEQWRTMR bits do not have any effect following a wait or timeout command.
In addition to a single write command being followed by a wait command, multiple write commands can be executed in succession followed by a wait command. Any configuration can be set up rapidly by the sequencer, regardless of the number of register writes followed by a precisely executed delay.

The sequencer can also be paused by setting the SEQHALT bit in the SEQCON register. This option applies to each function, including FIFO operations, internal timers, and waveform generation. Reads from the MMRs are allowed when the sequencer is paused. This mode is intended for debugging during software development.

The number of commands executed by the sequencer can be read from the SEQCNT register. Each time a command is read from command memory and executed, the counter is increments by 1 . Performing a write to the SEQCNT register resets the counter.
The sequencer calculates the cyclic redundancy check (CRC) of all commands it executes. The algorithm used is the CRC-8, using the $\mathrm{x}^{8}+\mathrm{x}^{2}+\mathrm{x}+1$ polynomial. The CRC-8 algorithm performs on 32 -bit input data (sequencer instructions). Each 32 -bit input is processed in one clock cycle and the result is available immediately for reading by the host controller. The CRC value can be read from the SEQCRC register. This register is reset by the same mechanism as the command count, by writing to the SEQCNT register. The SEQCRC resets to a seed value of $0 \times 01$. SEQCRC is a read only register.

## SEQUENCER COMMANDS

There are two types of commands that can be executed by the sequencer: write commands and timer commands, which includes wait commands and timeout commands.

## Write Command

Use a write instruction to write data into a register. The register address must lie between $0 \times 00000000$ and $0 \times 000021 \mathrm{FC}$.
Figure 39 shows the format of the instruction. The MSB is equal to 1 , which indicates a write command.
In Figure 39, ADDR is the write address and data is the write data to be written to the MMR. All write instructions finish within one cycle.

The address field is seven bits wide, allowing access to registers from Address 0x0 to address 0x1FC in the AFE register block. All MMR accesses are 32 bits only. Byte and half word accesses are forbidden. All accesses are implied write only. There is a direct mapping between the address field and the MMR address. In Figure 39, ADDR corresponds to Bits[8:2] of the 16-bit MMR address.

For example, when writing to the WGCON register directly through the SPI interface, the address used is $0 \times 2014$. To write to the same register using the sequencer, the address field must be 0b0000101 (Bits[8:2] of the address used by the external controller).
The data field is 24 bits wide and only allows writing to the MMR bits, Bits[23:0]. It is not possible to write to the full 32 bits of the MMRs via the sequencer. However, Bits[31:24] are not used by any of the MMRs. Therefore, all assigned MMR bits can be written by the sequencer.

## AD5940/AD5941

## Timer Command

There are two timer commands in the sequencer, with a separate hardware counter for each.
The wait command introduces wait states in the sequencer execution. After the programmed counter reaches 0 , the execution is resumed by reading the next command from command memory.
The timeout command starts a counter that operates independently of the sequencer flow. When the timer elapses, one of two interrupts is generated: a sequence timeout error interrupt, INTSEL17, or a sequence timeout finished interrupts, INTSEL16. Both interrupts are configured in the INTCSELx registers. The sequence timeout finished interrupt is asserted at the end of the timeout period. The sequence timeout error interrupt is asserted if, at the end of the timeout period, the sequencer does not reach
the end of execution. These interrupts are cleared by writing to the corresponding bits in the INTCCLR register. The current value of the counter can be read by the host controller at any time through the SEQTIMEOUT register.

The timeout counter is not reset when the sequencer execution is stopped as a result of a sequencer write command. However, it is reset if the host controller writes a 0 to the SEQEN bit in the SEQCON register. This reset applies to situations when the host must abort the sequence.
The time unit for both timer commands is one ACLK period. For a clock frequency of 16 MHz , the timer resolution is 62.5 ns , and the maximum timeout is 67.1 sec . These values are true even if the SEQWRTMR bits in the SEQCON register are nonzero.


Figure 39. Sequencer Write Command


Figure 40. Sequencer Timer Command


Figure 41. Sequencer Wait Command


## SEQUENCER OPERATION

Figure 42 shows the typical steps required to set up the sequencer to take measurements. After the device is booted, the sequencer, command memory, and data FIFO must be configured. The following steps are required for this configuration:

1. Configure the command memory.
2. Load the sequences into SRAM.
3. Set the Sequence 0 (SEQ0) to Sequence 3 (SEQ3) information sequences.
4. Configure the data FIFO.
5. Configure the sleep wake-up timer.
6. Configure the GPIO pin mux.
7. Configure the interrupts.
8. Configure the sleep and wake-up method.

## Command Memory

The command memory stores the sequence commands and provides a link between the external microcontroller and the sequencer. The command memory can be configured to use the $2 \mathrm{kB}, 4, \mathrm{kB}$, and 6 kB SRAM memory sizes, which are selected using the CMDDATACON, Bits[2:0].

The large amount of memory available for the command memory facilitates the creation of larger, more complex sequences.
Determine the number of commands in a sequence by reading SEQxINFO, Bits[26:16].
The command memory is unidirectional. The host microcontroller specifies the destination address of the command by writing to the CMDFIFOWADDR register and writes the command contents to the CMDFIFOWRITE register. The sequencer reads the commands from memory for execution.
There are a number of interrupts associated with the command FIFO, including the FIFO threshold interrupt, the FIFO empty interrupt, and the FIFO full interrupt. Refer to the Interrupts section for more information.

## Loading Sequences

The sequence commands are written to SRAM by writing to two registers. The address in SRAM for the command is written to the CMDFIFOWADDR register. The command content is written to the CMDFIFOWRITE register. After all the commands are written to SRAM, set the SEQ0 to SEQ3 information sequences by writing to the SEQxINFO registers.
Each information sequence from SEQ0 to SEQ3 requires a start address in SRAM and a total number or commands for that sequence. The number of commands is written to SEQxINFO, Bits[26:16]. The start address is written to SEQxINFO, Bits[10:0]. Ensure there is no overlap between the four sequences. There is no hardware mechanism in place to warn the user of overlapping sequences.

There are a number of interrupt sources associated with the sequencer, including the following:

- Sequence timeout error.
- Sequencer timeout command finished.
- End of sequence interrupt. For this interrupt to be asserted, SEQCON, Bit 0 , must be cleared at the end of the sequencer command.

Refer to the Interrupts section for more information.

## Data FIFO

The data FIFO provides a buffer for the output of the analog and DSP blocks before it is read by the external controller.

The memory available for the data FIFO can be selected in the DATA_MEM_SEL bits in the CMDDATACON register. The available options are $2 \mathrm{kB}, 4 \mathrm{kB}$, and 6 kB . The data FIFO and command memory share the same block of 6 kB SRAM. Therefore, ensure there is no overlap between the command memory and data FIFO.

The data FIFO can be configured in FIFO mode or stream mode via CMDDATACON, Bits[11:9]. In stream mode, when the FIFO is full, old data is discarded to make room for new data. In FIFO mode, when the FIFO is full, new data is discarded. Never let the FIFO overflow when in FIFO mode. All new data are then lost.

The data FIFO is always unidirectional. A selectable source in the AFE block writes data and the external microcontroller reads data from DATAFIFORD.

Select the data source for the data FIFO in DATAFIFOSRCSEL (FIFOCON, Bits[15:13]). The available options are as follows: ADC data, DFT result, sinc2 filter result, statistic block mean result, and statistic block variance result.
There a number of interrupt flags associated with the data FIFO, including the following: empty, full, overflow, underflow, and threshold.

These interrupts are user readable using the INTCFLAGx registers (see the Interrupts section for more details). Each flag has an associated maskable interrupt.
The overflow and underflow flags only activate for one clock period.

The data FIFO is enabled by writing a 1 to FIFOCON, Bit 11. The data FIFO threshold value is set by writing to the DATAFIFOTHRES register. At any time, the host microcontroller can read the number of words in the data FIFO by reading FIFOCNTSTA, Bits[26:16].
Reading data from the data FIFO when empty returns $0 x 00000000$. In addition, the underflow flag, FLAG27, in the INTCFLAGx register is asserted.

## AD5940/AD5941

## Data FIFO Word Format

The format of data FIFO words is shown in Figure 43. Each word in the data FIFO is 32 bits. The seven MSBs are the error correction code (ECC) required for functional safety applications. Bits[24:23] of the data FIFO word form the sequence ID and indicate which sequence, from SEQ0 to SEQ3, the result came from.
Bits[22:16] of the data FIFO word contain the channel ID and indicate the source for the data (see Table 93).
The 16 LSBs of the data FIFO word are the actual data (see Figure 43).
When the data source is the DFT result, the data is 18 bits wide and is in twos complement format. The format is shown in Figure 44. The channel ID is five bits wide, with $5^{\prime}$ b11111 indicating the DFT results.

## Sequencer and the Sleep and Wake-Up Timer

See the Sleep and Wake-Up Timer section for more information.

## Configuring the GPIOx Pin Mux

Each of the eight GPIOx pins can be configured to trigger a sequence. The GPIOx pin must first be configured as an input in the GP0OEN register. Then, the pin must be configured to the PINxCFG bits in the GP0CON register. Register EIOCON and EIICON configure how to detect a GPIO event, either level triggered or edge triggered. After a GPIO event is detected, the corresponding sequence runs. Refer to the AD5940/AD5941_SEQGpioTrigCfg function in the

AD5940/AD5941 software development kit. The sequencer can also access the GPIO when running. This access synchronizes external devices, such as the ADXL362 or the AD8233. To perform this synchronization, the corresponding GPIOx functionality must be set to synchronize in the GP0CON register and the direction of data must be set to output in the GP0OEN register. The sequencer can then write to the SYNCEXTDEVICE register to toggle the corresponding GPIOx pin, which is a useful debugging feature when programming the sequencer.

## Sequencer Conflicts

If a conflict between sequences arises, for example, when SEQ0 is running and the SEQ1 request arrives, SEQ1 is ignored and SEQ0 completes. An interrupt is generated to indicate that the SEQ1 sequence is ignored.

Reading back registers does not cause resource conflicts. Writes to the MMRs by the host controller are allowed when the sequencer is enabled. There can be some conflicts. If conflicts arise, the sequencer has the priority. If the sequencer and the host controller write at the same time, the host controller is ignored. There is no error report for this conflict. The user must not write to a register when the sequencer is running. However, there are exceptions, which can be written to freely without any conflict. The SEQCON register allows ending sequence execution (SEQEN bit) and halting a sequence (SEQHALT bit).

Table 93. Channel ID Description

| Bits[22:16] of the Data FIFO Word | Description |
| :--- | :--- |
| 11111 xx | DFT result |
| 11110 xx | Mean from statistics block |
| 11101 xx | Variance from statistics block |
| $1 \times x x x x x$ | Sinc2 filter result, $x x x x x x$ is the ADC multiplexer positive setting (ADCCON [5:0]) |
| $0 x x x x x x$ | Sinc3 filter result, $x x x x x x$ is the ADC multiplexer positive setting (ADCCON [5:0]) |



Figure 43. Data FIFO Word Format


Figure 44. Data FIFO DFT Word Format

## SEQUENCER AND FIFO REGISTERS

Table 94. Sequence and FIFO Registers Summary

| Address | Name | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: |
| 0x00002004 | SEQCON | Sequencer configuration register | 0x00000002 | R/W |
| 0x00002008 | FIFOCON | FIFO configuration register | 0x00001010 | R/W |
| 0x00002060 | SEQCRC | Sequencer CRC value register | 0x00000001 | R |
| 0x00002064 | SEQCNT | Sequencer command count register | 0x00000000 | R/W |
| 0x00002068 | SEQTIMEOUT | Sequencer timeout counter register | 0x00000000 | R |
| 0x0000206C | DATAFIFORD | Data FIFO read register | 0x00000000 | R |
| 0x00002070 | CMDFIFOWRITE | Command FIFO write register | 0x00000000 | W |
| 0x00002118 | SEQSLPLOCK | Sequencer sleep control lock register | 0x00000000 | R/W |
| 0x0000211C | SEQTRGSLP | Sequencer trigger sleep register | 0x00000000 | R/W |
| 0x000021CC | SEQOINFO | Sequence 0 information register | 0x00000000 | R/W |
| 0x000021D0 | SEQ2INFO | Sequence 2 information register | 0x00000000 | R/W |
| 0x000021D4 | CMDFIFOWADDR | Command FIFO write address register | 0x00000000 | R/W |
| 0x000021D8 | CMDDATACON | Command data control register | 0x00000410 | R/W |
| 0x000021E0 | DATAFIFOTHRES | Data FIFO threshold register | 0x00000000 | R/W |
| 0x000021E4 | SEQ3INFO | Sequence 3 information register | 0x00000000 | R/W |
| 0x000021E8 | SEQ1INFO | Sequence 1 information register | 0x00000000 | R/W |
| 0x00002200 | FIFOCNTSTA | Command and data FIFO internal data count register | 0x00000000 | R |
| 0x00002054 | SYNCEXTDEVICE | Sync external devices register | 0x00000000 | R/W |
| 0x00000430 | TRIGSEQ | Trigger sequence register | 0x0000 | R/WS |

## Sequencer Configuration Register—SEQCON

Address 0x00002004, Reset: 0x00000002, Name: SEQCON
Table 95. Bit Descriptions for SEQCON Register

| Bits | Bit Name | Settings | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: |
| [31:16] | Reserved |  | Reserved. | 0x0 | R |
| [15:8] | SEQWRTMR |  | Timer for sequencer write commands. These bits act as a clock divider affecting the write commands, but not the wait commands. This divider is useful to reduce the code size when generating arbitrary waveforms. The clock source for the timer is ACLK. | 0x0 | R/W |
| [7:5] | Reserved |  | Reserved. | 0x0 | R |
| 4 | SEQHALT | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Halt sequence debugging feature. This bit provides a way to halt the AFE interface, including the sequencer, DSP hardware accelerators, FIFOs, and so on. <br> Normal execution. <br> Execution halted. | 0x0 | R/W |
| [3:2] | Reserved |  | Reserved | 0x0 | R |
| 1 | SEQHALTFIFOEMPTY | 1 0 | Halt sequencer, if empty. This bit controls whether the sequencer stops when attempting to read when the command FIFO is empty (in an underflow condition). <br> Sequencer stops if command FIFO is empty and sequencer attempts to read (in an underflow condition). <br> Sequencer continues to attempt to read, even if the FIFO is empty. | 0x1 | R/W |
| 0 | SEQEN | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Enable sequencer. If this bit is set to 1 , the sequencer reads from the command FIFO and executes the commands. <br> Sequencer disabled (default). <br> Sequencer enabled. | 0x0 | R/W |

## AD5940/AD5941

## FIFO Configuration Register-FIFOCON

Address 0x00002008, Reset: 0x00001010, Name: FIFOCON
Table 96. Bit Descriptions for FIFOCON Register

| Bits | Bit Name | Settings | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: |
| [31:16] | RESERVED |  | Reserved. | 0x0 | R |
| [15:13] | DATAFIFOSRCSEL | $\begin{array}{r} 000,001,110 \\ \text { or } 111 \\ 010 \\ \\ 011 \\ 100 \\ 101 \end{array}$ | Selects the source for the data FIFO. <br> ADC data. ADC data is output of gain/offset calibration through the sinc3 filter. <br> DFT data. Real part is 18 bits and the imaginary part is 18 bits. The lowest two bits are fractional because the ADC is 16 bits. <br> Sinc2 filter output. Data is 16 bits. <br> Variance. Variance is 30 -bit data, which uses two addresses. <br> Mean result. Mean is 16 bits of data. | 0x0 | R/W |
| 12 | Reserved |  | Reserved. | 0x1 | R/W |
| 11 | DATAFIFOEN | 0 1 | Data FIFO enable. <br> FIFO is reset. No data transfers can take place. This setting sets the read and write pointers to the default values (empty FIFO). The status indicates that the FIFO is empty. <br> Normal operation. The FIFO is not reset. | 0x0 | R/W |
| [10:0] | Reserved |  | Reserved. | 0x0 | R/W |

## Sequencer CRC Value Register-SEQCRC

Address 0x00002060, Reset: 0x00000001, Name: SEQCRC
The SEQCRC register forms the checksum value calculated from all the commands executed by the sequencer.
Table 97. Bit Descriptions for SEQCRC Register

| Bits | Bit Name | Settings | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $[31: 8]$ | Reserved |  | Reserved. | R |  |
| $[7: 0]$ | CRC |  | Sequencer command CRC value. The algorithm used is CRC-8. | $0 \times 0$ | $R$ |

## Sequencer Timeout Counter Register—SEQTIMEOUT

Address 0x00002068, Reset: 0x00000000, Name: SEQTIMEOUT
Table 98. Bit Descriptions for SEQTIMEOUT Register

| Bits | Bit Name | Settings | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $[31: 30]$ | Reserved |  | Reserved. | $0 \times 0$ | R |
| $[29: 0]$ | Timeout |  | Current value of the sequencer timeout counter. | $0 \times 0$ | R |

## Data FIFO Read Register—DATAFIFORD

Address: 0x0000206C, Reset: 0x000000000, Name: DATAFIFORD
Table 99. Bit Descriptions for DATAFIFORD Register

| Bits | Bit Name | Settings | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $[31: 0]$ | DATAFIFOOUT |  | Data FIFO read. If the data FIFO is empty, a read of this register returns 0x00000000. <br> See Figure 43 and Figure 44 for 32-bit word format. | $0 \times 0$ | R |

## Command FIFO Write Register-CMDFIFOWRITE

Address 0x00002070, Reset: 0x00000000, Name: CMDFIFOWRITE
Table 100. Bit Descriptions for CMDFIFOWRITE Register

| Bits | Bit Name | Settings | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $[31: 0]$ | CMDFIFOIN |  | Command FIFO write. If the command FIFO is written when full, the write is ignored <br> and all current commands are not affected. | $0 \times 0$ | W |

## Sequencer Sleep Control Lock Register—SEQSLPLOCK

Address 0x00002118, Reset: 0x00000000, Name: SEQSLPLOCK
The SEQSLPLOCK register protects the SEQTRGSLP register.
Table 101. Bit Descriptions for SEQSLPLOCK Register

| Bits | Bit Name | Settings | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $[31: 20]$ | Reserved |  | Reserved. | $0 \times 0$ | R |
| $[19: 0]$ | SEQ_SLP_PW |  | Password for the SEQTRGSLP register. These bits prevent the sequencer from <br> accidentally triggering a sleep state. | $0 \times 0$ | R/W |

## Sequencer Trigger Sleep Register—SEQTRGSLP

Address 0x0000211C, Reset: 0x00000000, Name: SEQTRGSLP
The SEQTRGSLP register is protected by the SEQSLPLOCK register.
Table 102. Bit Descriptions for SEQTRGSLP Register

| Bits | Bit Name | Settings | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $[31: 1]$ | Reserved |  | Reserved. | $0 \times 0$ | R |
| 0 | TRGSLP |  | Trigger sleep by sequencer. Write to the SEQSLPLOCK register first. Put this command <br> at the end of a sequence. Set this command to 1 if entering sleep at the end of a <br> sequence. | $0 \times 0$ | R/W |

## Sequence 0 Information Register-SEQOINFO

Address 0x000021CC, Reset: 0x00000000, Name: SEQ0INFO
Table 103. Bit Descriptions for SEQ0INFO Register

| Bits | Bit Name | Settings | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $[31: 27]$ | Reserved |  | Reserved. | $0 \times 0$ | R |
| $[26: 16]$ | SEQOINSTNUM |  | SEQ0 instruction number. | $0 \times 0$ | R/W |
| $[15: 11]$ | Reserved |  | Reserved. | $0 \times 0$ | R |
| $[10: 0]$ | SEQOSTARTADDR |  | SEQ0 start address. | $0 \times 0$ | R/W |

## AD5940/AD5941

## Sequence 2 Information Register-SEQ2INFO

Address 0x000021D0, Reset: 0x00000000, Name: SEQ2INFO
Table 104. Bit Descriptions for SEQ2INFO Register

| Bits | Bit Name | Settings | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $[31: 27]$ | Reserved |  | Reserved. | $0 \times 0$ | R |
| $[26: 16]$ | SEQ2INSTNUM |  | SEQ2 instruction number. | $0 \times 0$ | R/W |
| $[15: 11]$ | Reserved |  | Reserved. | $0 \times 0$ | R |
| $[10: 0]$ | SEQ2STARTADDR |  | SEQ2 start address. | $0 \times 0$ | R/W |

## Command FIFO Write Address Register—CMDFIFOWADDR

Address 0x000021D4, Reset: 0x00000000, Name: CMDFIFOWADDR
Table 105. Bit Descriptions for CMDFIFOWADDR Register

| Bits | Bit Name | Settings | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $[31: 11]$ | Reserved |  | Reserved. | $0 \times 0$ | R |
| $[10: 0]$ | WADDR |  | Write address. These bits are the address in SRAM in which to store the command. | $0 \times 0$ | R/W |

## Command Data Control Register—CMDDATACON

Address 0x000021D8, Reset: 0x00000410, Name: CMDDATACON
Table 106. Bit Descriptions for CMDDATACON Register

| Bits | Bit Name | Settings | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: |
| [31:12] | Reserved |  | Reserved. | 0x0 | R |
| [11:9] | DATAMEMMDE | $\begin{aligned} & 10 \\ & 11 \end{aligned}$ | Data FIFO mode select. FIFO mode. Stream mode. | $0 \times 2$ | R/W |
| [8:6] | DATA_MEM_SEL | $\begin{aligned} & 000 \\ & 001 \\ & 010 \\ & 011 \\ & \hline \end{aligned}$ | Data FIFO size select. <br> Reserved. <br> 2 kB SRAM. <br> 4 kB SRAM. <br> 6 kB SRAM. | 0x0 | R/W |
| [5:3] | CMDMEMMDE | $\begin{aligned} & 01 \\ & 10 \\ & 11 \\ & \hline \end{aligned}$ | Command FIFO mode. <br> Memory mode. <br> Reserved. <br> Reserved. | $0 \times 2$ | R/W |
| [2:0] | CMD_MEM_SEL | $\begin{aligned} & 0 \times 0 \\ & 0 \times 1 \\ & 0 \times 2 \\ & 0 \times 3 \end{aligned}$ | Command memory select. Reserved. <br> 2 kB SRAM. <br> 4 kB SRAM. <br> 6 kB SRAM. | 0x0 | R/W |

## Data FIFO Threshold Register—DATAFIFOTHRES

Address 0x000021E0, Reset: 0x00000000, Name: DATAFIFOTHRES
Table 107. Bit Descriptions for DATAFIFOTHRES Register

| Bits | Bit Name | Settings | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $[31: 27]$ | Reserved |  | Reserved. | $0 \times 0$ | R |
| $[26: 16]$ | HIGHTHRES |  | High threshold. | $0 \times 0$ | R/W |
| $[15: 0]$ | Reserved |  | Reserved. | $0 \times 0$ | R |

## Sequence 3 Information Register-SEQ3INFO

Address 0x000021E4, Reset: 0x000000000, Name: SEQ3INFO
Table 108. Bit Descriptions for SEQ3INFO Register

| Bits | Bit Name | Settings | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $[31: 27]$ | Reserved |  | Reserved. | $0 \times 0$ | R |
| $[26: 16]$ | INSTNUM |  | SEQ3 instruction number. | $0 \times 0$ | R/W |
| $[15: 11]$ | Reserved |  | Reserved. | $0 \times 0$ | R |
| $[10: 0]$ | STARTADDR | SEQ3 start address. | $0 \times 0$ | R/W |  |

## Sequence 1 Information Register-SEQ1INFO

Address 0x000021E8, Reset: 0x00000000, Name: SEQ1INFO
Table 109. Bit Descriptions for SEQ1INFO Register

| Bits | Bit Name | Settings | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $[31: 27]$ | Reserved |  | Reserved. | $0 \times 0$ | $R$ |
| $[26: 16]$ | SEQ1INSTNUM |  | SEQ1 instruction number. | $0 \times 0$ | R/W |
| $[15: 11]$ | Reserved |  | Reserved. | $0 \times 0$ | R |
| $[10: 0]$ | SEQ1STARTADDR | SEQ1 start address. | $0 \times 0$ | R/W |  |

Command and Data FIFO Internal Data Count Register—FIFOCNTSTA
Address 0x00002200, Reset: 0x00000000, Name: FIFOCNTSTA
Table 110. Bit Descriptions for FIFOCNTSTA Register

| Bits | Bit Name | Settings | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $[31: 27]$ | Reserved |  | Reserved. | $0 \times 0$ | R |
| $[26: 16]$ | DATAFIFOCNTSTA[10:0] |  | Current number of words in the data FIFO | $0 \times 0$ | R |
| $[15: 0]$ | Reserved | Reserved | $0 \times 0$ | R |  |

## Sync External Devices Register—SYNCEXTDEVICE

Address 0x00002054, Reset: 0x00000000, Name: SYNCEXTDEVICE
Table 111. Bit Descriptions for SYNCEXTDEVICE Register

| Bits | Bit Name | Settings | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: |
| [31:8] | Reserved |  | Reserved. | 0x0 | R |
| [7:0] | Sync |  | Output data of the GPIOx. Refer to the GPOCON register for information on how the GPIOx is controlled. Writing 1 to the corresponding bit sets the corresponding GPIOx high. Writing 0 sets the corresponding GPIOx to 0 . | $0 \times 0$ | R/W |

## Trigger Sequence Register-TRIGSEQ

Address 0x00000430, Reset: 0x0000, Name: TRIGSEQ
Table 112. Bit Descriptions for TRIGSEQ Register

| Bits | Bit Name | Settings | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $[15: 4]$ | Reserved |  | Reserved. | $0 \times 0$ | R |
| 3 | TRIG3 |  | Trigger Sequence 3. | $0 \times 0$ | R/W |
| 2 | TRIG2 |  | Trigger Sequence 2. | $0 \times 0$ | R/W |
| 1 | TRIG1 |  | Trigger Sequence 1. | $0 \times 0$ | R/W |
| 0 | TRIG0 |  | Trigger Sequence 0. | $0 \times 0$ | R/WS |

## WAVEFORM GENERATOR

The AD5940/AD5941 implements a digital waveform generator for generating sinusoid, trapezoid, and square waveforms. This section describes how to use the waveform generator.

## WAVEFORM GENERATOR FEATURES

The waveform generator features sine wave, trapezoid, and square wave capabilities and can be used with the high speed DAC or the low power DAC.


Figure 45. Simplified Waveform Generator Block Diagram

## WAVEFORM GENERATOR OPERATION

To enable the waveform generator block, set the WAVEGENEN bit in the AFECON register to 1 . When this bit is enabled, the selected waveform source starts and loops until either the block is disabled (WAVEGENEN $=0$ ), or another source is selected. When the block is disabled, the DAC output maintains the voltage until a different waveform is selected by writing to the TYPESEL bit in the WGCON register, or if the waveform is reset.

## Sinusoid Generator

The block diagram for the sinusoid generator is shown in Figure 46.


Figure 46. Sinusoid Generator
The output frequency ( $\mathrm{f}_{\text {out }}$ ) is adjusted using the frequency control word (WGFCW, Bits[30:0]) with the following formula:

$$
f_{\text {OUT }}=f_{A C L K} \times S I N E F C W / 2^{30}
$$

where:
$f_{A C L K}$ is the frequency of ACLK, 16 MHz .
SINEFCW is Bits[30:0] in the WGFCW register.

The sinusoid generator includes a programmable phase offset controlled by the WGOFFSET register. When enabled, the phase accumulator is initialized with the contents of the phase offset register. After the sinusoid generator starts, the phase increment is always positive.

## Trapezoid Generator

The definition of the trapezoid waveform is shown in Figure 47


Figure 47. Trapezoid Waveform Definition
The six parameters shown in Figure 47 are user programmable through the WGDCLEVEL1, WGDCLEVEL2, WGDELAY1, WGDELAY2, WDSLOPE1, and WGSLOPE2 registers. These variables define the trapezoid waveform. By setting the WGSLOPEx register to 0x00000, a square wave is generated. The times are expressed in the number of periods of the DAC update clock, which is set to 320 kHz for the trapezoid function. A period of the trapezoid waveform begins at the start of WGDELAY1 and completes at the end of WGSLOPE2. The trapezoid continues to loop until it is disabled by the user.

## USING THE WAVEFORM GENERATOR WITH THE LOW POWER DAC

Although the waveform generator is primarily designed for use with the high speed DAC, it can also be used with the low power DAC for ultra low power and low bandwidth applications. To configure the low power DAC for generating waveforms, set Bit 6 in the LPDACCON register to 1 . Trapezoid or sinusoid can be selected as described previously. The 32 kHz oscillator must be selected as the system clock when using the waveform generator with the low power DAC, which limits the bandwidth of the signal.

## WAVEFORM GENERATOR REGISTERS

Table 113. Waveform Generator for High Speed DAC Registers Summary

| Address | Name | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- |
| $0 \times 00002014$ | WGCON | Waveform generator configuration register. | $0 \times 00000030$ | R/W |
| $0 \times 00002018$ | WGDCLEVEL1 | Waveform generator register, Trapezoid DC Level 1. | $0 \times 00000000$ | R/W |
| $0 \times 0000201 C$ | WGDCLEVEL2 | Waveform generator register, Trapezoid DC Level 2. | $0 \times 00000000$ | R/W |
| $0 \times 00002020$ | WGDELAY1 | Waveform generator register, Trapezoid Delay 1 time. | $0 \times 00000000$ | R/W |
| $0 \times 00002024$ | WGSLOPE1 | Waveform generator register, Trapezoid Slope 1 time. | $0 \times 00000000$ | R/W |
| $0 \times 00002028$ | WGDELAY2 | Waveform generator register, Trapezoid Delay 2 time. | $0 \times 00000000$ | R/W |
| $0 \times 0000202 C$ | WGSLOPE2 | Waveform generator register, Trapezoid Slope 2 time. | $0 \times 00000000$ | R/W |
| $0 \times 00002030$ | WGFCW | Waveform generator register, sinusoid frequency control word. | $0 \times 00000000$ | R/W |
| $0 \times 00002034$ | WGPHASE | Waveform generator register, sinusoid phase offset. | $0 \times 00000000$ | R/W |
| $0 \times 00002038$ | WGOFFSET | Waveform generator register, sinusoid offset. | 0x00000000 | R/W |
| $0 \times 0000203 C$ | WGAMPLITUDE | Waveform generator register, sinusoid amplitude. | $0 \times 00000000$ | R/W |

## Waveform Generator Configuration Register-WGCON

Address 0x00002014, Reset: 0x00000030, Name: WGCON
Table 114. Bit Descriptions for WGCON Register

| Bits | Bit Name | Settings | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: |
| [31:6] | Reserved |  | Reserved | 0x0 | R |
| 5 | DACGAINCAL |  | Bypass DAC gain. Use the DAC gain calculated during the Analog Devices factory trim and stored in the DACGAIN register. <br> Bypass DAC gain correction. <br> Perform DAC gain correction. | 0x1 | R/W |
| 4 | DACOFFSETCAL | $0$ | Bypass DAC Offset. Use the DAC offset calculated during the calibration routine. <br> Bypass DAC offset correction. <br> Perform DAC offset correction. The offset value is in the DACOFFSET register and the DACOFFSETHS register for low power and high power mode, respectively, when LPDACCONO, Bit $0=0$. The offset value is in the DACOFFSETATTEN register and the DACOFFSETATTENHS register for low power and high power mode, respectively, when LPDACCONO, Bit $0=1$. | 0x1 | R/W |
| 3 | Reserved |  | Reserved. | 0x0 | R |
| [2:1] | TYPESEL | $\begin{aligned} & 00 \\ & 10 \\ & 11 \end{aligned}$ | These bits select the type of waveform. <br> Direct write to the DAC. User code writes to the HSDACDAT register directly. Sinusoid. Sets the WAVEGENEN bit in the AFECON register to 1. The DAC outputs a sine wave. <br> Trapezoid. Sets the WAVEGENEN bit in the AFECON register to 1. The DAC outputs a trapezoid wave. | 0x0 | R/W |
| 0 | TRAPRSTEN |  | Resets the trapezoid waveform generator. The output restarts from the beginning of the Delay 1 period, with an output corresponding to DC Level 1. The reset takes effect immediately. After the trapezoid generator is reset, the bit value returns to 0 . <br> Disable reset of the trapezoid waveform generator. <br> Enable reset of the trapezoid waveform generator. | 0x0 | W |

## Waveform Generator, Trapezoid DC Level 1 Register—WGDCLEVEL1

Address 0x00002018, Reset: 0x00000000, Name: WGDCLEVEL1
Table 115. Bit Descriptions for WGDCLEVEL1 Register

| Bits | Bit Name | Settings | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $[31: 12]$ | Reserved |  | Reserved. | $0 \times 0$ | R |
| $[11: 0]$ | TRAPDCLEVEL1 |  | DC Level 1 value for trapezoid waveform generation. | $0 \times 0$ | R/W |

## AD5940/AD5941

## Waveform Generator, Trapezoid DC Level 2 Register—WGDCLEVEL2

Address 0x0000201C, Reset: 0x00000000, Name: WGDCLEVEL2
Table 116. Bit Descriptions for WGDCLEVEL2 Register

| Bits | Bit Name | Settings | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $[31: 12]$ | Reserved |  | Reserved. | $0 \times 0$ | R |
| $[11: 0]$ | TRAPDCLEVEL2 |  | DC Level 2 value for trapezoid waveform generation. | $0 \times 0$ | R/W |

## Sequencer Command Count Register—SEQCNT

Address 0x00002064, Reset: 0x00000000, Name: SEQCNT
The SEQCNT register forms the command count, which is incremented by 1 each time the sequencer executes a command. This register is not key protected.

Table 117. Bit Descriptions for SEQCNT Register

| Bits | Bit Name | Settings | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $[31: 16]$ | Reserved |  | Reserved. | $0 \times 0$ | R |
| $[15: 0]$ | Count |  | Sequencer command count. This count is incremented by 1 each time the <br> sequencer executes a command. Reset to 0 by writing 1 to this register. Write 1 to <br> this register also to clear the SEQCRC register. | $0 \times 0$ | R/W1 |

## Waveform Generator, Trapezoid Delay 1 Time Register—WGDELAY1

Address 0x00002020, Reset: 0x00000000, Name: WGDELAY1
Table 118. Bit Descriptions for WGDELAY1 Register

| Bits | Bit Name | Settings | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $[31: 20]$ | Reserved |  | Reserved. | $0 \times 0$ | R |
| $[19: 0]$ | DELAY1 |  | Delay 1 value for trapezoid waveform generation. The unit of time is the DAC <br> update rate. | $0 \times 0$ | R/W |

## Waveform Generator, Trapezoid Slope 1 Time Register—WGSLOPE1

Address 0x00002024, Reset: 0x00000000, Name: WGSLOPE1
Table 119. Bit Descriptions for WGSLOPE1 Register

| Bits | Bit Name | Settings | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $[31: 20]$ | Reserved |  | Reserved. | $0 \times 0$ | R |
| $[19: 0]$ | SLOPE1 |  | Slope 1 value for trapezoid waveform generation. The unit of time is the DAC update <br> rate. For trapezoid generation, the DAC update rate is fixed to 320 kHz. | $0 \times 0$ | $\mathrm{R} / \mathrm{W}$ |

## Waveform Generator, Trapezoid Delay 2 Time Register—WGDELAY2

Address 0x00002028, Reset: 0x00000000, Name: WGDELAY2
Table 120. Bit Descriptions for WGDELAY2 Register

| Bits | Bit Name | Settings | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $[31: 20]$ | Reserved |  | Reserved. | $0 \times 0$ | R |
| $[19: 0]$ | DELAY2 |  | Delay 2 value for trapezoid waveform generation. The unit of time is the DAC <br> update rate. For trapezoid generation, the DAC update rate is fixed to 320 kHz. | $0 \times 0$ | R/W |

## Waveform Generator, Trapezoid Slope 2 Time Register—WGSLOPE2

Address 0x0000202C, Reset: 0x00000000, Name: WGSLOPE2
Table 121. Bit Descriptions for WGSLOPE2 Register

| Bits | Bit Name | Settings | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $[31: 20]$ | Reserved |  | Reserved. | $0 \times 0$ | R |
| $[19: 0]$ | SLOPE2 |  | Slope 2 value for trapezoid waveform generation. The unit of time is the DAC update <br> rate. For trapezoid generation, the DAC update rate is fixed to 320 kHz. | $0 \times 0$ | R/W |

## Waveform Generator, Sinusoid Frequency Control Word Register—WGFCW

Address 0x00002030, Reset: 0x00000000, Name: WGFCW
Table 122. Bit Descriptions for WGFCW Register

| Bits | Bit Name | Settings | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: |
| [31:24] | Reserved |  | Reserved. | 0x0 | R |
| [30:0] | SINEFCW |  | Sinusoid generator frequency control word. These bits select the output frequency of the sinusoid waveform. The output frequency (fout) $=\mathrm{f}_{\text {Acik }} \times\left(\right.$ SINEFCW $/ 2^{30}$ ). To obtain accurate DFT results and to avoid spectral leakage, fout/(DFT input data rate/N) must be an integer, where N is input data number of DFT. Refer to the DFTNUM bit in the DFTCON register (see Table 49). The DFT input data rate can be different due to different input data sources. Refer to the DFTINSEL bit in the DFTCON register (see Table 49). <br> Sinc3 is output as input data of DFT (the DFT input data rate = ADC output data rate( 1.6 MHz or 800 kHz$) /$ SINC3_OSR)). Refer to the SINC3OSR bit in the ADCFILTERCON register (see Table 43). For the sinc3 bypass, refer to the SINC3BYP bit in the ADCFILTERCON register (see Table 43). <br> If the DFT input data rate $=800 \mathrm{kHz}$, the ADC output data rate must be set to 800 kHz . Refer to the ADCSAMPLERATE bit in the ADCFILTERCON register $=1$ (see Table 43). The general formula is ADC_FS/SINC3_OSR/SINC2_OS. Refer to the SINC2OSR bit in the ADCFILTERCON register (see Table 43). <br> For more information, see the High Performance ADC Circuit section. | 0x0 | R/W |

## Waveform Generator, Sinusoid Phase Offset Register—WGPHASE

Address 0x00002034, Reset: 0x00000000, Name: WGPHASE
Table 123. Bit Descriptions for WGPHASE Register

| Bits | Bit Name | Settings | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $[31: 20]$ | Reserved |  | Reserved. | $0 \times 0$ | R |
| $[19: 0]$ | SINEOFFSET |  | Sinusoid phase offset. SINEOFFSET, Bits[19:0] = phase (degrees) $/ 360 \times 2^{20}$. For <br> example, to obtain a 45 ${ }^{\circ}$ phase offset, SINEOFFSET, Bits[19:0] $=45 / 360 \times 2^{20}$. This <br> register must be set before setting the TYPESEL bit in the WGCON register and <br> the WAVEGENEN bit in the AFECON register. | $0 \times 0$ | R/W |

## Waveform Generator, Sinusoid Offset Register—WGOFFSET

Address 0x00002038, Reset: 0x00000000, Name: WGOFFSET
Table 124. Bit Descriptions for WGOFFSET Register

| Bits | Bit Name | Settings | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: |
| [31:12] | Reserved |  | Reserved. | 0x0 | R |
| [11:0] | SINEOFFSET |  | Sinusoid offset. This offset is added to the waveform generator output in sinusoid mode. This value is a signed number represented in twos complement format. This register must be set before setting the TYPESEL bit in the WGCON register and the WAVEGENEN bit in the AFECON register. | 0x0 | R/W |

## Waveform Generator, Sinusoid Amplitude Register—WGAMPLITUDE

Address 0x0000203C, Reset: 0x00000000, Name: WGAMPLITUDE
Table 125. Bit Descriptions for WGAMPLITUDE Register

| Bits | Bit Name | Settings | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $[31: 11]$ | Reserved |  | Reserved. | $0 \times 0$ | R |
| $[10: 0]$ | SINEAMPLITUDE | Sinusoid amplitude, unsigned number. This amplitude scales the waveform <br> generator in sinusoid mode. The DAC output voltage is determined by this value, <br> as well as the ATTENEN bit and the INAMPGNMDE bit in the HSDACCON register. <br> This register must be set before setting the TYPESEL bit in the WGCON register <br> and the WAVEGENEN bit in the AFECON register. | $0 \times 0$ | R/W |  |

## SPI INTERFACE

## OVERVIEW

The AD5940/AD5941 provides an SPI interface to facilitate configuration and control by a host microcontroller. The host controller uses the SPI to read from and write to memory, registers, and FIFOs. The AD5940/AD5941 operate as a slave SPI device.

## SPI PINS

The SPI connections between the host and the AD5940/AD5941 are $\overline{\mathrm{CS}}$, SCLK, MOSI, and MISO.

## Chip Select Enable

The host must connect the SPI slave enable signal to the $\overline{\mathrm{CS}}$ input of the AD5940/AD5941. To initiate an SPI transaction, the host drives the $\overline{\mathrm{CS}}$ signal low before the first SCLK rising edge and drives it high again after the last SCLK falling edge. The AD5940/AD5941 ignores the SCLK and MOSI signals of the SPI when the $\overline{\mathrm{CS}}$ input is high.

## SCLK

SCLK is the serial clock driven by the host to the AD5940/AD5941. The maximum clock speed is 16 MHz .

## MOSI and MISO

MOSI is the data input line driven from the host to the AD5940/AD5941, and MISO is the data output from the AD5940/AD5941 to the host. The MOSI signal and MISO signal are launched on the falling edge of the SCLK signal and sampled on the rising edge of the SCLK signal by the host and the AD5940/AD5941, respectively. The MOSI signal carries the data from the host to the AD5940/AD5941. The MISO signal carries the returning read data fields from the AD5940/AD5941 to the host during a read transaction.

## SPI OPERATION

The host is the master of the SPI. The features and requirements of SPI operation are as follows:

- SCLK is always slower than the system clock on the AD5940/AD5941, which is 16 MHz .
- When the $\overline{\mathrm{CS}}$ signal is brought low, a multiple of eight clock cycles must be generated by the host.
- Transfers over the SPI slave are always byte aligned.
- In every octet, the most significant bit (Bit 7) is transmitted and received first.
- If the $\overline{\mathrm{CS}}$ signal is brought high at any time by the host, the AD5940/AD5941 is ready to accept new SPI transactions when the $\overline{\mathrm{CS}}$ signal is brought low again by the host. The minimum time between $\overline{\mathrm{CS}}$ going high and going low again is $\mathrm{t}_{10}$ (see Table 4).


## COMMAND BYTE

The first byte sent from the host to the AD5940/AD5941 in an SPI transaction is the command byte. The command byte specifies the SPI protocol used for the SPI transaction. The available commands are detailed in Table 126.

Table 126. SPI Commands

| Command | Value | Description |
| :--- | :--- | :--- |
| SPICMD_SETADDR | $0 \times 20$ | Set register address for SPI <br> transaction |
| SPICMD_READREG | $0 \times 6 \mathrm{D}$ | Specifies SPI transaction is a read <br> transaction |
| SPICMD_WRITEREG | $0 \times 2 \mathrm{~L}$ | Specifies SPI transaction is a write <br> transaction <br> Command to read FIFO |
| SPICMD_READFIFO | $0 \times 5 \mathrm{~F}$ | Command |

Two main SPI transaction protocols are available on the AD5940/AD5941: writing to and reading from registers and reading data from the data FIFO.

## WRITING TO AND READING FROM REGISTERS

Writing to and reading from a register requires two SPI transactions. The first transaction sets the register address. The second transaction is the actual read or write to the required register. The following are the steps to write to a register:

1. Write the command byte and configure the register address.
a. Drive $\overline{\mathrm{CS}}$ low.
b. Send 8-bit command byte: SPICMD_SETADDR.
c. Send 16 -bit address of register to read to or write from.
d. Pull $\overline{\mathrm{CS}}$ high.
2. Write the data to the register.
a. Drive $\overline{\mathrm{CS}}$ low.
b. Send 8-bit command byte: SPICMD_WRITEREG.
c. Write either 16-bit or 32-bit data to the register.
d. Bring $\overline{\mathrm{CS}}$ high.
3. Read the data from the register.
a. Drive $\overline{\mathrm{CS}}$ low.
b. Send 8 -bit command byte: SPICMD_READREG.
c. Transmit a dummy byte on the SPI bus to initiate a read.
d. Read returning 16-bit or 32-bit data.
e. Bring $\overline{\mathrm{CS}}$ high.

AD5940/AD5941

## READING DATA FROM THE DATA FIFO

There are two methods to read back data from the data FIFO: read the DATAFIFORD register as described in the Writing to and Reading from Registers section, or implement a fast FIFO read protocol.

If there are less than three results in the data FIFO, the data can be read back from the DATAFIFORD register. However, if there are more than three results in the FIFO, a more efficient SPI transaction protocol is implemented. The following section describes this protocol and is illustrated in Figure 48.

## Read Data from Data FIFO

To read data from the data FIFO, take the following steps:

1. Drive $\overline{\mathrm{CS}}$ low.
2. Send an 8 -bit command byte: SPICMD_READFIFO.
3. Transmit six dummy bytes on the SPI bus before valid data can be read back.
4. Continuously read the DATAFIFORD register until only two results are left.
5. Read back the last two data points using a nonzero offset.
6. Pull $\overline{\mathrm{CS}}$ high.

The transaction protocol is shown in Figure 48. Six dummy reads are required before valid data is returned on the advanced peripheral bus (APB). The diagram also illustrates why the last two FIFO results are read back with a nonzero offset. In Figure 48, the APB reads Data C when the SPI bus is transferring Data B . Assuming APB Read B is the last data in the FIFO, the read offset (ROFFSETC) is set to a nonzero value. Then, the APB reads a different register than the DATAFIFORD register. If the APB continues to read the DATAFIFORD register, the data FIFO underflows, which causes an underflow error.


Figure 48. Data FIFO Read Protocol

## SLEEP AND WAKE-UP TIMER

## SLEEP AND WAKE-UP TIMER FEATURES

The AD5940/AD5941 integrates a 20-bit sleep and wake-up timer. The sleep and wake-up timer provides automated control of the sequencer and can run up to eight sequences sequentially in any order from SEQ0 to SEQ3. The timer is clocked from the internal 32 kHz oscillator clock source.


Figure 49. Sleep and Wake-Up Timer Block Diagram

## SLEEP AND WAKE-UP TIMER OVERVIEW

The sleep and wake-up timer block consists of a 20-bit timer that counts down. The source clock is the 32 kHz , internal, low frequency oscillator.


Figure 50. Sleep and Wake-Up Timing Diagram
When the timer elapses, the device wakes up and runs a sequence automatically. Up to eight sequences can run sequentially.
When the timer elapses, the device returns to sleep. If the timer elapses before the sequence completes execution, the remaining commands in the sequence are ignored. Therefore, the user code must ensure that the values in the SEQxSLEEPx registers are large enough to allow sequences to execute all commands.
It is recommended to use the wake-up timer to disable the timer sleep function (PWRMOD, Bit $2=0$ ) and use the sequencer to enter hibernate mode. Set PWRMOD, Bit $3=1$ to enable the sequencer to put the device in hibernate mode.

## CONFIGURING A DEFINED SEQUENCE ORDER

The sleep and wake-up timer provides a feature that allows a specific order of sequences to execute periodically. The order in which the sequences are executed is defined in the SEQORDER register. There are eight available slots in this register, from A to H . Each slot can be configured with any one of the four sequences. Figure 51 shows an example of this feature. There are three defined sequences executed, SEQ1, SEQ2, and SEQ3, as shown in Figure 51.

To configure the AD5940/AD5941 to implement this sequence order, implement the following register settings:

1. SEQORDER, Bit $\mathrm{SEQA}=1$ (SEQ1)

SEQORDER, Bit SEQB $=2$ (SEQ2)
SEQORDER, Bit SEQC = 3 (SEQ3)
SEQORDER, Bit SEQD = 1 (SEQ1)
5. CON, Bit $\mathrm{ENDSEQ}=3$ (end on sequence D )


Figure 51. Sequence Order Diagram

## RECOMMENDED SLEEP AND WAKE-UP TIMER OPERATION

Analog Devices recommends the following procedure when using the sleep and wake-up timer to optimize performance and power consumption:

1. Disable the timer sleep function by setting PWRMOD, Bit 2 to 0 . The sleep wake-up timer does not put the device into hibernate mode. Instead, place the device in sleep mode by writing to the SEQTRG register at the end of the sequence. This sleep mode optimizes power consumption.
2. Enable the timer wakeup function by setting TMRCON, Bit 0 to 1 .
3. Enable the sequencer to trigger sleep by setting PWRMOD, Bit 3 to 1 and the SEQSLPLOCK register to 0xA47E5.
4. Set the final sequence in CON, Bits[3:1]. If only one sequence is used, select that sequence.
5. Write the sleep time and wake-up time to the SEQxSLEEPH, SEQxSLEEPL, SEQxWUPH, and SEQxWUPL registers.
6. Configure the order in which sequences are triggered by using the SEQORDER register.
7. Enable the timer by writing to CON, Bit $0=1$.

When CON, Bit $0=1$, the timer loads the values from the SEQxWUPH and SEQxWUPL registers and begins counting down. When the timer reaches zero, the device wakes up and executes sequences in the order specified in SEQORDER, Bits[1:0]. The timer loads the values from the SEQxSLEEPH and SEQxSLEEPL registers and begins counting down again when the sequencer is running. When the timer elapses, the AD5940/AD5941 returns to sleep if TMRCON, Bit $0=1$. If PWRMOD, Bit $3=1$, the AD5940/AD5941 returns to sleep at the end of the last sequence.

## SLEEP AND WAKE-UP TIMER REGISTERS

Table 127. Sleep and Wake-Up Timer Registers Summary

| Address | Name | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: |
| 0x00000800 | CON | Timer control register | 0x0000 | R/W |
| 0x00000804 | SEQORDER | Order control register | 0x0000 | R/W |
| 0x00000808 | SEQOWUPL | Sequence 0 wake-up time register (LSB) | 0xFFFF | R/W |
| 0x0000080C | SEQOWUPH | Sequence 0 wake-up time register (MSB) | 0x000F | R/W |
| 0x00000810 | SEQOSLEEPL | Sequence 0 sleep time register (LSB) | 0xFFFF | R/W |
| 0x00000814 | SEQOSLEEPH | Sequence 0 sleep time register (MSB) | 0x000F | R/W |
| 0x00000818 | SEQ1WUPL | Sequence 1 wake-up time register (LSB) | 0xFFFF | R/W |
| 0x0000081C | SEQ1WUPH | Sequence 1 wake-up time register (MSB) | 0x000F | R/W |
| 0x00000820 | SEQ1SLEEPL | Sequence 1 sleep time register (LSB) | 0xFFFF | R/W |
| 0x00000824 | SEQ1SLEEPH | Sequence 1 sleep time register (MSB) | 0x000F | R/W |
| 0x00000828 | SEQ2WUPL | Sequence 2 wake-up time register (LSB) | 0xFFFF | R/W |
| 0x0000082C | SEQ2WUPH | Sequence 2 wake-up time register (MSB) | 0x000F | R/W |
| 0x00000830 | SEQ2SLEEPL | Sequence 2 sleep time register (LSB)) | 0xFFFF | R/W |
| 0x00000834 | SEQ2SLEEPH | Sequence 2 sleep time register (MSB) | 0x000F | R/W |
| 0x00000838 | SEQ3WUPL | Sequence 3 wake-up time register (LSB) | 0xFFFF | R/W |
| 0x0000083C | SEQ3WUPH | Sequence 3 wake-up time register (MSB) | 0x000F | R/W |
| 0x00000840 | SEQ3SLEEPL | Sequence 3 sleep time register (LSB) | 0xFFFF | R/W |
| 0x00000844 | SEQ3SLEEPH | Sequence 3 sleep time register (MSB) | 0x000F | R/W |
| 0x00000A1C | TMRCON | Timer wake-up configuration register | 0x0000 | R/W |

## Timer Control Register—CON

Address 0x00000800, Reset: 0x0000, Name: CON
The CON register is the wake-up timer control register.
Table 128. Bit Descriptions for CON Register

| Bits | Bit Name | Settings | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: |
| [15:7] | Reserved |  | Reserved. | 0x0 | R |
| 6 | MSKTRG |  | Mask sequence trigger from the sleep and wake-up timer. This bit masks the sequence trigger from the sleep and wake-up timer. After the trigger is masked, it does not go to the sequencer. | 0x0 | R/W |
| [5:4] | RESERVED |  | Reserved. | 0x0 | R |
| [3:1] | ENDSEQ | 0 1 10 11 100 101 110 111 | End sequence. These bits select one of the SEQORDER bits to end the timing sequence. The sleep and wake-up timer stops at Sequence $A$ and then goes back to Sequence $A$. The sleep and wake-up timer stops at Sequence $B$ and then goes back to Sequence $A$. The sleep and wake-up timer stops at Sequence $C$ and then goes back to Sequence A. The sleep and wake-up timer stops at Sequence $D$ and then goes back to Sequence $A$. The sleep and wake-up timer stops at Sequence $E$ and then goes back to Sequence A. The sleep and wake-up timer stops at Sequence $F$ and then goes back to Sequence $A$. The sleep and wake-up timer stops at Sequence $G$ and then goes back to Sequence $A$. The sleep and wake-up timer stops at Sequence $H$ and then goes back to Sequence A. | 0x0 | R/W |

## AD5940/AD5941

| Bits | Bit Name | Settings | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | EN | 0 | Sleep and wake-up timer enable bit. | Enables the sleep and wake-up timer. | $0 \times 0$ |
|  | 1 | Disables the sleep and wake-up timer. |  |  |  |

## Order Control Register-SEQORDER

Address 0x00000804, Reset: 0x0000, Name: SEQORDER
The SEQORDER register controls the command sequence execution order.
Table 129. Bit Descriptions for SEQORDER Register

| Bits | Bit Name | Settings | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: |
| [15:14] | SEQH | $\begin{array}{r} 0 \\ 1 \\ 10 \\ 11 \end{array}$ | Sequence H configuration. These bits select SEQ0, SEQ1, SEQ2, or SEQ3 for Timer Sequence H. <br> Fills in SEQO. <br> Fills in SEQ1. <br> Fills in SEQ2. <br> Fills in SEQ3. | 0x0 | R/W |
| [13:12] | SEQG | $\begin{array}{r} 0 \\ 1 \\ 10 \\ 11 \end{array}$ | Sequence G configuration. These bits select SEQ0, SEQ1, SEQ2, or SEQ3 for Timer Sequence G. <br> Fills in SEQ0. <br> Fills in SEQ1. <br> Fills in SEQ2. <br> Fills in SEQ3. | 0x0 | R/W |
| [11:10] | SEQF | $\begin{array}{r} 0 \\ 1 \\ 10 \\ 11 \end{array}$ | Sequence F configuration. These bits select SEQ0, SEQ1, SEQ2, or SEQ3 for Timer Sequence F. <br> Fills in SEQ0. <br> Fills in SEQ1. <br> Fills in SEQ2. <br> Fills in SEQ3. | 0x0 | R/W |
| [9:8] | SEQE | $\begin{array}{r} 0 \\ 1 \\ 10 \\ 11 \end{array}$ | Sequence E configuration. These bits select SEQ0, SEQ1, SEQ2, or SEQ3 for Timer Sequence E. <br> Fills in SEQ0. <br> Fills in SEQ1. <br> Fills in SEQ2. <br> Fills in SEQ3. | 0x0 | R/W |
| [7:6] | SEQD | $\begin{array}{r} 0 \\ 1 \\ 10 \\ 11 \end{array}$ | Sequence D configuration. These bits select SEQ0, SEQ1, SEQ2, or SEQ3 for Timer Sequence D. Fills in SEQ0. <br> Fills in SEQ1. <br> Fills in SEQ2. <br> Fills in SEQ3. | 0x0 | R/W |
| [5:4] | SEQC | $\begin{array}{r} 0 \\ 1 \\ 10 \\ 11 \end{array}$ | Sequence C configuration. These bits select SEQ0, SEQ1, SEQ2, or SEQ3 for Timer Sequence C. <br> Fills in SEQ0. <br> Fills in SEQ1. <br> Fills in SEQ2. <br> Fills in SEQ3. | 0x0 | R/W |
| [3:2] | SEQB | $\begin{array}{r} 0 \\ 1 \\ 10 \\ 11 \end{array}$ | Sequence B configuration. These bits select SEQ0, SEQ1, SEQ2, or SEQ3 for Timer Sequence B. <br> Fills in SEQ0. <br> Fills in SEQ1. <br> Fills in SEQ2. <br> Fills in SEQ3. | 0x0 | R/W |
| [1:0] | SEQA | $\begin{array}{r} 0 \\ 1 \\ 10 \\ 11 \end{array}$ | Sequence A configuration. These bits select SEQ0, SEQ1, SEQ2, or SEQ3 for Timer Sequence A. <br> Fills in SEQ0. <br> Fills in SEQ1. <br> Fills in SEQ2. <br> Fills in SEQ3. | 0x0 | R/W |

## Sequence 0 to Sequence 3 Wake-Up Time Registers (LSB)—SEQxWUPL

Address 0x00000808, Reset: 0xFFFF, Name: SEQ0WUPL
Address 0x00000818, Reset: 0xFFFF, Name: SEQ1WUPL
Address 0x00000828, Reset: 0xFFFF, Name: SEQ2WUPL
Address 0x00000838, Reset: 0xFFFF, Name: SEQ3WUPL
These registers sets the sequence sleep time. The counter is 20 bits. These registers set the 16 LSBs. When this timer elapses, the device wakes up.

Table 130. Bit Descriptions for SEQxWUPL Registers

| Bits | Bit Name | Settings | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $[15: 0]$ | WAKEUPTIMEO[15:0] |  | Sequence and sleep period. This register defines the length of time in which <br> the device stays in sleep mode. When this time elapses, the device wakes up. | 0xFFFF | R/W |

## Sequence 0 to Sequence 3 Wake-Up Time Registers (MSB)—SEQxWUPH

Address 0x0000080C, Reset: 0x000F, Name: SEQ0WUPH
Address 0x0000081C, Reset: 0x000F, Name: SEQ1WUPH
Address 0x0000082C, Reset: 0x000F, Name: SEQ2WUPH
Address 0x0000083C, Reset: 0x000F, Name: SEQ3WUPH
These registers sets the sequence sleep time. The counter is 20 bits. These registers set the 4 MSBs. When this timer elapses, the device wakes up.

Table 131. Bit Descriptions for SEQxWUPH Registers

| Bits | Bit Name | Settings | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $[15: 4]$ | Reserved |  | Reserved. | $0 \times 0$ | R |
| $[3: 0]$ | WAKEUPTIME0[19:16] | Sequence and sleep period. This register defines the length of time in <br> which the device stays in sleep mode. When this time elapses, the device <br> wakes up. | 0xF | R/W |  |

## Sequence 0 to Sequence 3 Sleep Time Registers (LSB)—SEQxSLEEPL

Address 0x00000810, Reset: 0xFFFF, Name: SEQ0SLEEPL
Address 0x00000820, Reset: 0xFFFF, Name: SEQ1SLEEPL
Address 0x00000830, Reset: 0xFFFF, Name: SEQ2SLEEPL
Address 0x00000840, Reset: 0xFFFF, Name: SEQ3SLEEPL
The SEQxSLEEPL registers define the device active time for SEQ0 to SEQ3. The counter is 20 bits. These registers set the 16 LSBs.
Table 132. Bit Descriptions for SEQxSLEEPL Registers

| Bits | Bit Name | Settings | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $[15: 0]$ | SLEEPTIMEO[15:0] |  | Sequence and active period. This register defines the length of time in which the <br> device stays in active mode. When this time elapses, the device returns to sleep. | 0xFFFF | R/W |

## Sequence 0 to Sequence 3 Sleep Time Registers (MSB)—SEQxSLEEPH

Address 0x00000814, Reset: 0x000F, Name: SEQ0SLEEPH
Address 0x00000824, Reset: 0x000F, Name: SEQ1SLEEPH
Address 0x00000834, Reset: 0x000F, Name: SEQ2SLEEPH
Address 0x00000844, Reset: 0x000F, Name: SEQ3SLEEPH
The SEQxSLEEPH registers define the device active time for SEQ0 to SEQ3. The counter is 20 bits. These registers set the four MSBs.
Table 133. Bit Descriptions for SEQxSLEEPH Registers

| Bits | Bit Name | Settings | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $[15: 4]$ | Reserved |  | Reserved. | $0 \times 0$ | R |
| $[3: 0]$ | SLEEPTIMEO[19:16] |  | Sequence and active period. This register defines the length of time in which the <br> device stays in active mode. When this time elapses, the device returns to sleep. | 0xF | R/W |

## AD5940/AD5941

## Timer Wake-Up Configuration Register-TMRCON

Address 0x00000A1C, Reset: 0x0000, Name: TMRCON
Table 134. Bit Descriptions for TMRCON Register

| Bits | Bit Name | Settings | Description | Reset | Access |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $[15: 1]$ | Reserved |  | Reserved. | R | R |  |
| 0 | TMRINTEN |  | Wake-up timer enable. Set this bit before entering hibernate mode to enable the <br> ability of the sleep and wake-up timer to wake up the chip. <br> Wake-up timer disabled. | $0 \times 0$ | R/W |  |
|  |  | 1 | Wake-up timer enabled. |  |  |  |

## INTERRUPTS

There are a number of interrupt options available on the AD5940/AD5941. These interrupts can be configured to toggle a GPIOx pin in response to an interrupt event.

## INTERRUPT CONTROLLER INTERUPTS

The interrupt controller is divided into two blocks. Each block consists of an INTCSELx register and an INTCFLAGx register. The INTCPOL and INTCCLR registers are common to both blocks. After an interrupt is enabled in the INTCSELx register, the corresponding bit in the INTCFLAGx register is set. The available interrupt sources are shown in Table 135. The INTCFLAGx interrupts can be configured to toggle a GPIOx pin in response to an interrupt event.

## CONFIGURING THE INTERRUPTS

Before configuring the interrupt sources, the GPIOx pin must be configured as the interrupt output. GPIO0, GPIO3, and GPIO6 can be configured for the INT0 output. GPIO4 and GPIO7 can be configured for the INT1 output. Refer to the Digital Port Multiplex section for more details. The user can program the polarity of the interrupt (rising or falling edge) in the INTCPOL register. When an interrupt is triggered, the selected GPIOx pin toggles to alert the host microcontroller that an interrupt event has occurred. To clear an interrupt source, write to the corresponding bit in the INTCCLR register.

## CUSTOM INTERRUPTS

Four custom interrupt sources are selectable by the user in INTCSELx, Bits[12:9]). These custom interrupts can generate an interrupt event by writing to the corresponding bit in the AFEGENINTSTA register. It is only possible to write to this register via the sequencer. Writing to the AFEGENINTSTA register when using the SPI has no effect.

## EXTERNAL INTERRUPT CONFIGURATION

Eight external interrupts are implemented on the AD5940/AD5941. These external interrupts can be configured to detect any combination of the following types of events:

- Rising edge. The logic detects a transition from low to high and generates a pulse.
- Falling edge. The logic detects a transition from high to low and generates a pulse.
- Rising or falling edge. The logic detects a transition from low to high or high to low and generates a pulse.
- High level. The logic detects a high level. The interrupt line is held asserted until the external source deasserts.
- Low level. The logic detects a low level. The interrupt line is held asserted until the external source deasserts.

The external interrupt detection unit block allows an external event to wake up the AD5940/AD5941 when it is in hibernate mode.

Table 135. Interrupt Sources Summary
INTCFLAGx Register Flag Name $\quad$ Interrupt Source Description

| FLAG0 | ADC result IRQ status. |
| :--- | :--- |

FLAG1 $\quad$ DFT result IRQ status.
FLAG2 $\quad$ Sinc2 filter result ready IRQ status.
FLAG3 $\quad$ Temperature result IRQ status.
FLAG4 $\quad$ ADC minimum fail IRQ status.
FLAG5 $\quad$ ADC maximum fail IRQ status.
FLAG6 $\quad$ ADC delta fail IRQ status.
FLAG7 $\quad$ Mean IRQ status.
FLAG8 $\quad$ Variance IRQ status.
FLAG13 Bootload done IRQ status.
FLAG15 End of sequence IRQ status.
FLAG16 Sequencer timeout finished IRQ status. See the Timer Command section.
FLAG17 Sequencer timeout command error IRQ status. See the Timer Command section.
FLAG23
Data FIFO full IRQ status.
FLAG24
Data FIFO empty IRQ status.
Data FIFO threshold IRQ status. Threshold value set in DATAFIFOTHRES register.
Data FIFO overflow IRQ status.
Data FIFO underflow IRQ status.
Outlier IRQ status. Detects when an outlier is detected.
FLAG29
FLAG31 $\quad$ Attempt to break IRQ status. This interrupt is set if a Sequence $B$ request occurs when Sequence $A$ is running. This interrupt indicates that Sequence B is ignored.

## AD5940/AD5941

## INTERRUPT REGISTERS

Table 136. Interrupt Registers Summary

| Address | Name | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- |
| $0 \times 00003000$ | INTCPOL | Interrupt polarity register | $0 \times 00000000$ | R/W |
| $0 \times 00003004$ | INTCCLR | Interrupt clear register | 0x000000000 | W |
| $0 \times 00003008$ | INTCSEL0 | Interrupt controller select register (INTO) | $0 \times 00002000$ | R/W |
| $0 \times 0000300 C$ | INTCSEL1 | Interrupt controller select register (INT1) | $0 \times 00002000$ | R/W |
| $0 \times 00003010$ | INTCFLAG0 | Interrupt controller flag register (INT0) | $0 \times 00000000$ | R |
| $0 \times 00003014$ | INTCFLAG1 | Interrupt controller flag register (INT1) | $0 \times 00000000$ | R |
| $0 \times 000209 C$ | AFEGENINTSTA | Analog generation interrupt | 0x00000010 | R/W1C |

Interrupt Polarity Register—INTCPOL
Address 0x00003000, Reset: 0x00000000, Name: INTCPOL
Table 137. Bit Descriptions for INTCPOL Register

| Bits | Bit Name | Settings | Description | Reset | Access |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $[31: 1]$ | Reserved |  | Reserved. | $0 \times 0$ | R |  |
| 0 | INTPOL | 0 | Interrupt polarity. | Output negative edge interrupt. |  | $0 \times 0$ |
|  |  | 1 | Output positive edge interrupt. | R/W |  |  |
|  |  |  |  |  |  |  |

## Interrupt Clear Register—INTCCLR

Address 0x00003004, Reset: 0x00000000, Name: INTCCLR
Table 138. Bit Descriptions for INTCCLR Register

| Bits | Bit Name | Settings | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 31 | INTCLR31 |  | Attempt to break interrupt (IRQ). Write 1 to clear. | 0x0 | W |
| 30 | Reserved |  | Reserved. | 0x0 | W |
| 29 | INTCLR29 |  | Outlier IRQ. Write 1 to clear. | 0x0 | W |
| 28 | Reserved |  | Reserved. | 0x0 | W |
| 27 | INTCLR27 |  | Data FIFO underflow IRQ. Write 1 to clear. | 0x0 | W |
| 26 | INTCLR26 |  | Data FIFO overflow IRQ. Write 1 to clear. | 0x0 | W |
| 25 | INTCLR25 |  | Data FIFO threshold IRQ. Write 1 to clear. | 0x0 | W |
| 24 | INTCLR24 |  | Data FIFO empty IRQ. Write 1 to clear. | 0x0 | W |
| 23 | INTCLR23 |  | Data FIFO full IRQ. Write 1 to clear. | 0x0 | W |
| 22 | Reserved |  | Reserved. | 0x0 | W |
| 17 | INTCLR17 |  | Sequencer timeout error IRQ. Write 1 to clear. | 0x0 | W |
| 16 | INTCLR16 |  | Sequencer timeout finished IRQ. Write 1 to clear. | 0x0 | W |
| 15 | INTCLR15 |  | End of sequence IRQ. Write 1 to clear. | 0x0 | W |
| 14 | Reserved |  | Reserved. | 0x0 | W |
| 13 | INTCLR13 |  | Boot load done IRQ. Write 1 to clear. | 0x0 | W |
| 12 | INTCLR12 |  | Custom Interrupt 3 (IRQ3). Write 1 to clear. | Not applicable | Not applicable |
| 11 | INTCLR11 |  | Custom Interrupt 2 (INR. Write 1 to clear. | Not applicable | Not applicable |
| 10 | INTCLR10 |  | Custom Interrupt 1. Write 1 to clear. | Not applicable | Not applicable |
| 9 | INTCLR9 |  | Custom Interrupt 0. Write 1 to clear. | Not applicable | Not applicable |
| 8 | INTCLR8 |  | Variance IRQ. Write 1 to clear. | 0x0 | W |
| 7 | INTCLR7 |  | Mean IRQ. Write 1 to clear. | 0x0 | W |
| 6 | INTCLR6 |  | ADC delta fail IRQ. Write 1 to clear. | 0x0 | W |
| 5 | INTCLR5 |  | ADC maximum fail IRQ. Write 1 to clear. | 0x0 | W |
| 4 | INTCLR4 |  | ADC minimum fail IRQ. Write 1 to clear. | 0x0 | W |
| 3 | INTCLR3 |  | Temperature result IRQ. Write 1 to clear. | 0x0 | W |
| 2 | INTCLR2 |  | Sinc2 filter result ready IRQ. Write 1 to clear. | 0x0 | W |
| 1 | INTCLR1 |  | DFT result IRQ. Write 1 to clear. | 0x0 | W |
| 0 | INTCLR0 |  | ADC result IRQ. Write 1 to clear. | 0x0 | W |

Rev. B|Page 106 of 133

AD5940/AD5941

## Interrupt Controller Select Registers—INTCSELO and INTCSEL1

Address 0x00003008, Reset: 0x00002000, Name: INTCSEL0
Address 0x0000300C, Reset: 0x00002000, Name: INTCSEL1
Table 139. Bit Descriptions for INTCSEL0 and INTCSEL1 Registers

| Bits | Bit Name | Settings | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 31 | INTSEL31 | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Attempt to break IRQ enable. Interrupt disabled. Interrupt enabled. | 0x0 | R/W |
| 30 | Reserved |  | Reserved. | 0x0 | R/W |
| 29 | INTSEL29 | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Outlier IRQ enable. Interrupt disabled. Interrupt enabled. | 0x0 | R/W |
| 28 | Reserved |  | Reserved. | 0x0 | R/W |
| 27 | INTSEL27 | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Data FIFO underflow IRQ enable. Interrupt disabled. Interrupt enabled. | 0x0 | R/W |
| 26 | INTSEL26 | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Data FIFO overflow IRQ enable. Interrupt disabled. Interrupt enabled. | 0x0 | R/W |
| 25 | INTSEL25 | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Data FIFO threshold IRQ enable. Interrupt disabled. Interrupt enabled. | 0x0 | R/W |
| 24 | INTSEL24 | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Data FIFO empty IRQ enable. Interrupt disabled. Interrupt enabled. | 0x0 | R/W |
| 23 | INTSEL23 | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Data FIFO full IRQ enable. Interrupt disabled. Interrupt enabled. | 0x0 | R/W |
| [22:18] | Reserved |  | Reserved. | 0x0 | R/W |
| 17 | INTSEL17 | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Sequencer timeout error IRQ enable. Interrupt disabled. Interrupt enabled. | 0x0 | R/W |
| 16 | INTSEL16 | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Sequencer timeout finished IRQ enable. Interrupt disabled. Interrupt enabled. | 0x0 | R/W |
| 15 | INTSEL15 | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | End of sequence IRQ enable. Interrupt disabled. Interrupt enabled. | 0x0 | R/W |
| 14 | Reserved |  | Reserved. | 0x0 | R/W |
| 13 | INTSEL13 | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Bootloader done IRQ enable. Interrupt disabled. Interrupt enabled. | 0x1 | R/W |

## AD5940/AD5941

| Bits | Bit Name | Settings | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 12 | INTSEL12 | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Custom IRQ3 enable. Interrupt disabled. Interrupt enabled. | 0x0 | R/W |
| 11 | INTSEL11 | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Custom IRQ 2 enable. Interrupt disabled. Interrupt enabled. | 0x0 | R/W |
| 10 | INTSEL10 | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Custom IRQ 1 enable. Interrupt disabled. Interrupt enabled. | 0x0 | R/W |
| 9 | INTSEL9 | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Custom IRQ 0 enable. Interrupt disabled. Interrupt enabled. | 0x0 | R/W |
| 8 | INTSEL8 | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Variance IRQ enable. Interrupt disabled. Interrupt enabled. | 0x0 | R/W |
| 7 | INTSEL7 | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Mean IRQ enable. Interrupt disabled. Interrupt enabled. | 0x0 | R/W |
| 6 | INTSEL6 | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | ADC delta fail IRQ enable. Interrupt disabled. Interrupt enabled. | 0x0 | R/W |
| 5 | INTSEL5 | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | ADC maximum fail IRQ enable. Interrupt disabled. Interrupt enabled. | 0x0 | R/W |
| 4 | INTSEL4 | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | ADC minimum fail IRQ enable. Interrupt disabled. Interrupt enabled. | 0x0 | R/W |
| 3 | INTSEL3 | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Temperature result IRQ enable. Interrupt disabled. Interrupt enabled. | 0x0 | R/W |
| 2 | INTSEL2 | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Sinc2 filter result ready IRQ enable. Interrupt disabled. Interrupt enabled. | 0x0 | R/W |
| 1 | INTSEL1 | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | DFT result IRQ enable. Interrupt disabled. Interrupt enabled. | 0x0 | R/W |
| 0 | INTSELO | 0 1 | ADC result IRQ enable. Interrupt disabled. Interrupt enabled. | 0x0 | R/W |

AD5940/AD5941

## Interrupt Controller Flag Registers-INTCFLAG0 and INTCFLAG1

Address 0x00003010, Reset: 0x00000000, Name: INTCFLAG0
Address 0x00003014, Reset: 0x00000000, Name: INTCFLAG1
Table 140. Bit Descriptions for INTCFLAG0 and INTCFLAG1 Registers

| Bits | Bit Name | Settings | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 31 | FLAG31 | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Attempt to break IRQ status. This bit is set if a Sequence $B$ request arrives when Sequence $A$ is running, indicating that Sequence $B$ is ignored. <br> Interrupt not asserted. <br> Interrupt asserted. | 0x0 | R |
| 30 | Reserved |  | Reserved. | 0x0 | R |
| 29 | FLAG29 | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Outlier IRQ status. Interrupt not asserted. Interrupt asserted. | 0x0 | R |
| 28 | Reserved |  | Reserved. | 0x0 | R |
| 27 | FLAG27 | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Data FIFO underflow IRQ status. Interrupt not asserted. Interrupt asserted. | 0x0 | R |
| 26 | FLAG26 | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Data FIFO overflow IRQ status. Interrupt not asserted. Interrupt asserted. | 0x0 | R |
| 25 | FLAG25 | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Data FIFO threshold IRQ status. Interrupt not asserted. Interrupt asserted. | 0x0 | R |
| 24 | FLAG24 | $\begin{aligned} & 0 \\ & 1 \\ & \hline \end{aligned}$ | Data FIFO empty IRQ status. Interrupt not asserted. Interrupt asserted. | 0x0 | R |
| 23 | FLAG23 | $\begin{aligned} & 0 \\ & 1 \\ & \hline \end{aligned}$ | Data FIFO full IRQ status. Interrupt not asserted. Interrupt asserted. | 0x0 | R |
| [22:18] | Reserved |  | Reserved. | 0x0 | R |
| 17 | FLAG17 | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Sequencer timeout error IRQ status. Interrupt not asserted. Interrupt asserted. | 0x0 | R |
| 16 | FLAG16 | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Sequencer timeout finished IRQ status. Interrupt not asserted. Interrupt asserted. | 0x0 | R |
| 15 | FLAG15 | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | End of sequence IRQ status. Interrupt not asserted. Interrupt asserted. | 0x0 | R |
| 14 | Reserved |  | Reserved. | 0x0 | R |
| 13 | FLAG13 | $\begin{aligned} & 0 \\ & 1 \\ & \hline \end{aligned}$ | Bootload done IRQ status. Interrupt not asserted. Interrupt asserted. | 0x0 | R |

## AD5940/AD5941

| Bits | Bit Name | Settings | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 12 | FLAG12 | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Custom Interrupt 3 status. Interrupt not asserted. Interrupt asserted. | 0x0 | R |
| 11 | FLAG11 | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Custom Interrupt 2 status. Interrupt not asserted. Interrupt asserted. | 0x0 | R |
| 10 | FLAG10 | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Custom Interrupt 1 status. Interrupt not asserted. Interrupt asserted. | 0x0 | R |
| 9 | FLAG9 | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Custom Interrupt 0 status. Interrupt not asserted. Interrupt asserted. | 0x0 | R |
| 8 | FLAG8 | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Variance IRQ status. Interrupt not asserted. Interrupt asserted. | 0x0 | R |
| 7 | FLAG7 | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Mean IRQ status. Interrupt not asserted. Interrupt asserted. | 0x0 | R |
| 6 | FLAG6 | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | ADC delta fail IRQ status. When this bit is set, it is indicated that the difference between two consecutive ADC results is greater than the value specified by the ADCDELTA register. If this bit is clear, it is indicated that no difference between two consecutive ADC values greater than the limit is detected since the last time this bit was cleared. Interrupt not asserted. Interrupt asserted. | 0x0 | R |
| 5 | FLAG5 | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | ADC maximum fail IRQ status. When this bit is set, it is indicated that an ADC result is above the maximum value specified by the ADCMAX register. If this bit is clear, it is indicated that no ADC value above the maximum is detected. <br> Interrupt not asserted. <br> Interrupt asserted. | 0x0 | R |
| 4 | FLAG4 | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | ADC minimum fail IRQ status. When this bit is set, it is indicated that an ADC result is below the minimum value as specified by the ADCMIN register. If this bit is clear, it is indicated that no ADC value below the limit is detected since the last time this bit was cleared. <br> Interrupt not asserted. <br> Interrupt asserted. | 0x0 | R |
| 3 | FLAG3 | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Temperature result IRQ status. Interrupt not asserted. Interrupt asserted. | 0x0 | R |
| 2 | FLAG2 | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Sinc2 filter result ready IRQ status. Interrupt not asserted. Interrupt asserted. | 0x0 | R |
| 1 | FLAG1 | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | DFT result IRQ status. Interrupt not asserted. Interrupt asserted. | 0x0 | R |
| 0 | FLAG0 | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | ADC result IRQ status. Interrupt not asserted. Interrupt asserted. | 0x0 | R |

## Analog Generation Interrupt Register—AFEGENINTSTA

Address 0x0000209C, Reset: 0x00000010, Name: AFEGENINTSTA
The AFEGENINTSTA register provides custom interrupt generation. Writing to this register is only possible using the sequencer. Writing to this register using the SPI has no effect. Reading this register using the SPI does not return meaningful data.

Table 141. Bit Descriptions for AFEGENINTSTA Register

| Bits | Bit Name | Settings | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $[31: 4]$ | Reserved |  | Reserved. | $0 \times 1$ | R |
| 3 | CUSTOMINT3 |  | General-Purpose Custom Interrupt 3. Set this bit manually using the sequencer <br> program. Write 1 to this bit to trigger an interrupt. | $0 \times 0$ | R/W1C |
| 2 | CUSTOMINT2 |  | General-Purpose Custom Interrupt 2. Set this bit manually using the sequencer <br> program. Write 1 to this bit to trigger an interrupt. | $0 \times 0$ | R/W1C |
| 1 | CUSTOMINT1 |  | General-Purpose Custom Interrupt 1. Set this bit manually using the sequencer <br> program. Write 1 to this bit to trigger an interrupt. | $0 \times 0$ | R/W1C |
| 0 | CUSTOMINT0 |  | General-Purpose Custom Interrupt 0 . Set this bit manually using the sequencer <br> program. Write 1 to this bit to trigger an interrupt. | $0 \times 0$ | R/W1C |

## EXTERNAL INTERRUPT CONFIGURATION REGISTERS

Table 142. External Interrupt Registers Summary

| Address | Name | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- |
| $0 \times 00000$ A20 | EIOCON | External Interrupt Configuration 0 register | $0 \times 0000$ | R/W |
| $0 \times 00000$ A24 | EI1CON | External Interrupt Configuration 1 register | $0 \times 0000$ | R/W |
| $0 \times 00000$ A28 | EI2CON | External Interrupt Configuration 2 register | $0 \times 0000$ | R/W |
| $0 \times 00000$ A30 | EICLR | External interrupt clear register | $0 x C 000$ | R/W |

## External Interrupt Configuration 0 Register-EIOCON

Address 0x00000A20, Reset: 0x0000, Name: EI0CON
Table 143. Bit Descriptions for EIOCON Register

| Bits | Bit Name | Settings | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 15 | IRQ3EN | 0 1 | External Interrupt 3 enable bit. Set this bit before placing the device in hibernate mode to enable the ability of GPIO3 to wake up the device. <br> External Interrupt 3 disabled. <br> External Interrupt 3 enabled. | 0x0 | R/W |
| [14:12] | IRQ3MDE | $\begin{aligned} & 000 \\ & 001 \\ & 010 \\ & 011 \\ & 100 \\ & 101 \\ & 110 \\ & 111 \end{aligned}$ | External Interrupt 3 mode bits. <br> Rising edge. <br> Falling edge. <br> Rising or falling edge. <br> High level. <br> Low level. <br> Falling edge (same as 001). <br> Rising or falling edge (same as 010). <br> High level (same as 011). | 0x0 | R/W |
| 11 | IRQ2EN | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | External Interrupt 2 enable bit. Set this bit before placing the device in hibernate mode to enable the ability of GPIO2 to wake up the device. <br> External Interrupt 2 disabled. <br> External Interrupt 2 enabled. | 0x0 | R/W |
| [10:8] | IRQ2MDE | $\begin{aligned} & 000 \\ & 001 \\ & 010 \\ & 011 \\ & 100 \end{aligned}$ | External Interrupt 2 mode bits. <br> Rising edge. <br> Falling edge. <br> Rising or falling edge. <br> High level. <br> Low level. | 0x0 | R/W |
|  |  | $\begin{aligned} & 101 \\ & 110 \\ & 111 \end{aligned}$ | Falling edge (same as 001). <br> Rising or falling edge (same as 010). <br> High level (same as 011). |  |  |

## AD5940/AD5941

| Bits | Bit Name | Settings | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 7 | IRQ1EN |  | External Interrupt 1 enable bit. Set this bit before placing the device in hibernate mode to enable the ability of GPIO1 to wake up the device. <br> External Interrupt 1 disabled. <br> External Interrupt 1 enabled. | 0x0 | R/W |
| [6:4] | IRQ1MDE | $\begin{aligned} & 000 \\ & 001 \\ & 010 \\ & 011 \\ & 100 \\ & 101 \\ & 110 \\ & 111 \end{aligned}$ | External Interrupt 1 mode bits. <br> Rising edge. <br> Falling edge. <br> Rising or falling edge. <br> High level. <br> Low level. <br> Falling edge (same as 001). <br> Rising or falling edge (same as 010). <br> High level (same as 011). | 0x0 | R/W |
| 3 | IRQOEN | 0 1 | External Interrupt 0 enable bit. Set this bit before placing the device in hibernate mode to enable the ability of GPIOO to wake up the device. <br> External Interrupt 0 disabled. <br> External Interrupt 0 enabled. | 0x0 | R/W |
| [2:0] | IRQ0MDE | $\begin{aligned} & 000 \\ & 001 \\ & 010 \\ & 011 \\ & 100 \\ & 101 \\ & 110 \\ & 111 \end{aligned}$ | External Interrupt 0 mode bits. <br> Rising edge. <br> Falling edge. <br> Rising or falling edge. <br> High level. <br> Low level. <br> Falling edge (same as 001). <br> Rising or falling edge (same as 010). <br> High level (same as 011). | 0x0 | R/W |

## External Interrupt Configuration 1 Register—EI1CON

Address 0x00000A24, Reset: 0x0000, Name: EI1CON
Table 144. Bit Descriptions for EIICON Register

| Bits | Bit Name | Settings | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 15 | IRQ7EN | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | External Interrupt 7 enable bit. Set this bit before placing the device in hibernate mode to enable the ability of GPIO7 to wake up the device. <br> External Interrupt 7 disabled. <br> External Interrupt 7 enabled. | 0x0 | R/W |
| [14:12] | IRQ7MDE | 000 001 010 011 100 101 110 111 | External Interrupt 7 mode bits. <br> Rising edge. <br> Falling edge. <br> Rising or falling edge. <br> High level. <br> Low level. <br> Falling edge (same as 001). <br> Rising or falling edge (same as 010). <br> High level (same as 011). | 0x0 | R/W |
| 11 | IRQ6EN | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | External Interrupt 6 enable bit. Set this bit before placing the device in hibernate mode to enable the ability of GPIO6 to wake up the device. <br> External Interrupt 6 disabled. <br> External Interrupt 6 enabled. | 0x0 | R/W |


| Bits | Bit Name | Settings | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: |
| [10:8] | IRQ6MDE | $\begin{aligned} & 000 \\ & 001 \\ & 010 \\ & 011 \\ & 100 \\ & 101 \\ & 110 \\ & 111 \\ & \hline \end{aligned}$ | External Interrupt 6 mode bits. <br> Rising edge. <br> Falling edge. <br> Rising or falling edge. <br> High level. <br> Low level. <br> Falling edge (same as 001). <br> Rising or falling edge (same as 010). <br> High level (same as 011). | 0x0 | R/W |
| 7 | IRQ5EN | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | External Interrupt 5 enable bit. Set this bit before placing the device in hibernate mode to enable the ability of GPIO5 to wake up the device. <br> External Interrupt 5 disabled. <br> External Interrupt 5 enabled. | 0x0 | R/W |
| [6:4] | IRQ5MDE | $\begin{aligned} & 000 \\ & 001 \\ & 010 \\ & 011 \\ & 100 \\ & 101 \\ & 110 \\ & 111 \end{aligned}$ | External Interrupt 5 mode bits. <br> Rising edge. <br> Falling edge. <br> Rising or falling edge. <br> High level. <br> Low level. <br> Falling edge (same as 001). <br> Rising or falling edge (same as 010). <br> High level (same as 011). | $0 \times 0$ | R/W |
| 3 | IRQ4EN | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | External Interrupt 4 enable bit. Set this bit before placing the device in hibernate mode to enable the ability of GPIO4 to wake up the device. <br> External Interrupt 4 disabled. <br> External Interrupt 4 enabled. | 0x0 | R/W |
| [2:0] | IRQ4MDE | $\begin{aligned} & 000 \\ & 001 \\ & 010 \\ & 011 \\ & 100 \\ & 101 \\ & 110 \\ & 111 \\ & \hline \end{aligned}$ | External Interrupt 4 mode bits. <br> Rising edge. <br> Falling edge. <br> Rising or falling edge. <br> High level. <br> Low level. <br> Falling edge (same as 001). <br> Rising or falling edge (same as 010). <br> High level (same as 011). | $0 \times 0$ | R/W |

## External Interrupt Configuration 2 Register-EI2CON

Address 0x00000A28, Reset: 0x0000, Name: EI2CON
Table 145. Bit Descriptions for EI2CON Register

| Bits | Bit Name | Settings | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: |
| [15:4] | Reserved |  | Reserved. | 0x0 | R |
| 3 | BUSINTEN | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Bus interrupt detection enable bit. Set this bit before placing the device in hibernate mode to enable the ability of the SPI to wake up the device. <br> Bus interrupt wake-up disabled. <br> Bus interrupt wake-up enabled. | 0x0 | R/W |
| [2:0] | BUSINTMDE | 000 001 010 011 100 101 110 111 | Bus interrupt detection mode bits. <br> Rising edge. <br> Falling edge. <br> Rising or falling edge. <br> High level. <br> Low level. <br> Falling edge (same as 001). <br> Rising or falling edge (same as 010). <br> High level (same as 011). | 0x0 | R/W |

## AD5940/AD5941

## External Interrupt Clear Register-EICLR

Address 0x00000A30, Reset: 0xC000, Name: EICLR
Table 146. Bit Descriptions for EICLR Register

| Bits | Bit Name | Settings | Description | Reset | Access |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 15 | AUTCLRBUSEN |  | Enable autoclear of bus interrupt. Set this bit to 1 to enable autoclear. | $0 \times 1$ | R/W |  |
| 14 | AUTCLRIRQEN |  | Enable autoclear of External Interrupt 0 to External Interrupt 7. Set this bit to 1 <br> to enable autoclear. | $0 \times 1$ | R/W |  |
| $[13: 9]$ | Reserved |  | Reserved. | Bus interrupt. Set this bit to 1 to clear an internal interrupt flag. This bit is cleared <br> automatically by the hardware. | $0 \times 0$ | R/W |
| 8 | BUSINT |  | External Interrupt 7. Set this bit to 1 to clear an internal interrupt flag. This bit is <br> cleared automatically by the hardware. | $0 \times 0$ | R/W |  |
| 7 | IRQ7 | IRQ6 | External Interrupt 6. Set this bit to 1 to clear an internal interrupt flag. This bit is <br> cleared automatically by the hardware. | $0 \times 0$ | R/W |  |
| 6 | IRQ5 | External Interrupt 5. Set this bit to 1 to clear an internal interrupt flag. This bit is <br> cleared automatically by the hardware. | $0 \times 0$ | R/W |  |  |
| 5 | IRQ4 | External Interrupt 4. Set this bit to 1 to clear an internal interrupt flag. This bit is <br> cleared automatically by the hardware. | $0 \times 0$ | R/W |  |  |
| 3 | IRQ3 | External Interrupt 3. Set this bit to 1 to clear an internal interrupt flag. This bit is <br> cleared automatically by the hardware. | $0 \times 0$ | R/W |  |  |
| 2 | IRQ2 | External Interrupt 2. Set this bit to 1 to clear an internal interrupt flag. This bit is <br> cleared automatically by the hardware. | $0 \times 0$ | R/W |  |  |
| 1 | IRQ1 | External Interrupt 1 . Set this bit to 1 to clear an internal interrupt flag. This bit is <br> cleared automatically by the hardware. | $0 \times 0$ | R/W |  |  |
| 0 | IRQ0 | External Interrupt 0. Set this bit to 1 to clear an internal interrupt flag. This bit is <br> cleared automatically by the hardware. | $0 \times 0$ | R/W |  |  |

## DIGITAL INPUTS/OUTPUTS

## DIGITAL INPUTS/OUTPUTS FEATURES

The AD5940 features eight GPIO pins, GPIO0-GPIO7. The AD5941 has three GPIO pins, GPIO0-GPIO2. The GPIOs are grouped in one port, which is eight bits wide. Each GPIOx contains multiple functions that are configurable by user code.


Figure 52. Digital Input/Output Diagram

## DIGITAL INPUTS/OUTPUTS OPERATION Input/Output Pull-Up Enable

GPIO0, GPIO1, GPIO3, GPIO4, GPIO5, GPIO6, and GPIO7 pins have pull-up resistors that are enabled or disabled using the GP0PE register. Unused GPIOs must have the respective pull-up resistors disabled to reduce power consumption.

## Input/Output Data Input

When the GPIOs are configured as inputs using the GPOIEN register, the GPIO input levels are available in the GPOIN register.

## Input/Output Data Output

When the GPIOs are configured as outputs, the values in the GP0OUT register are reflected on the GPIOs.

## Bit Set

The GP0 port has a corresponding bit set register, GPOSET. Using the bit set register, it is possible to set one or more GPIO data outputs without affecting other outputs within the port. Only the GPIOx corresponding to the write data bit equal to 1 is set. The remaining GPIOs are unaffected.

## Bit Clear

The GP0 port has a corresponding bit clear register, GP0CLR. Use the bit clear register to clear one or more GPIO data outputs without affecting other outputs within the port. Only
the GPIOx that corresponds to the write data bit equal to 1 is cleared. The remaining GPIOs are unaffected.

## Bit Toggle

The GP0 port has a corresponding bit toggle register, GP0TGL. Using the bit toggle register, it is possible to invert one or more GPIO data outputs without affecting other outputs within the port. Only the GPIOx pin that corresponds to the write data bit equal to 1 is toggled. The remaining GPIOs are unaffected.

## Input/Output Data Output Enable

The GP0 port has a data output enable register, GP0OEN, by which the data output path is enabled. When the data output enable register bits are set, the values in GP0OUT are reflected on the corresponding GPIOx pins.

## Interrupt Inputs

Each GPIOx pin can be configured to react to external events. These events can be detected and used to wake up the device or to trigger specific sequences. These events are configured in the EIxCON register. Writing to the corresponding bit in the EICLR register clears the interrupt flag. For further information, see the Interrupts section.

## Interrupt Outputs

The AD5940/AD5941 has two external interrupts that can be mapped to certain GPIOx pins (see the GP0CON register). When an interrupt occurs, the AD5940/AD5941 sets the GPIOx pin high. When the interrupt is cleared, the AD5940/AD5941 brings the GPIOx pin low. These interrupts are configured in the interrupt controller register (see the Interrupts section).

## Digital Port Multiplex

The digital port multiplex block provides control over the GPIO functionality of the specified pins. These options are configured in the GP0CON register.

## GPIOx Control with the Sequencer

Each GPIOx on the AD5940/AD5941 can be controlled via the sequencer. This control allows syncing of external devices during timing critical applications using a dedicated register, SYNCEXTDEVICE. To control the GPIOs via this register, the GPIOx must first be configured as an output in the GP0OEN register and sync must be selected in the GP0CON register.

## AD5940/AD5941

Table 147. GPIOx Multiplex Options

|  | PINxCFG Bit Setting Option |  |  |  |
| :--- | :--- | :--- | :--- | :--- |
| GPIOx Name | $\mathbf{0 0}$ | $\mathbf{0 1}$ | $\mathbf{1 0}$ | $\mathbf{1 1}$ |
| GPIO0 | Interrupt 0 output | Sequence 0 trigger | Synchronizes External Device 0 | General-purpose input/output |
| GPIO1 | General-purpose input/output | Sequence 1 trigger | Synchronizes External Device 1 | Deep sleep |
| GPIO2 | POR signal output | Sequence 2 trigger | Synchronizes External Device 2 | External clock input |
| GPIO3 | General-purpose input/output | Sequence 3 trigger | Synchronizes External Device 3 | Interrupt 0 output |
| GPIO4 | General-purpose input/output | Sequence 0 trigger | Synchronizes External Device 4 | Interrupt 1 output |
| GPIO5 | General-purpose input/output | Sequence 1 trigger | Synchronizes External Device 5 | External clock input |
| GPIO6 | General-purpose input/output | Sequence 2 trigger | Synchronizes External Device 6 | Interrupt 0 output |
| GPIO7 | General-purpose input/output | Sequence 3 trigger | Synchronizes External Device 7 | Interrupt 1 output |

## GPIO REGISTERS

Table 148. GPIO Registers Summary

| Address | Name | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- |
| $0 \times 00000000$ | GPOCON | GPIO Port 0 configuration register | $0 \times 0000$ | R/W |
| $0 \times 00000004$ | GPOOEN | GPIO Port 0 output enable register | $0 \times 0000$ | R/W |
| $0 \times 00000008$ | GPOPE | GPIO Port 0 pull-up and pull-down enable register | $0 \times 0000$ | R/W |
| $0 \times 0000000$ C | GPOIEN | GPIO Port 0 input path enable register | $0 \times 0000$ | R/W |
| $0 \times 00000010$ | GPOIN | GPIO Port 0 registered data input register | $0 \times 0000$ | R |
| $0 \times 00000014$ | GP0OUT | GPIO Port 0 data output register | $0 \times 0000$ | R/W |
| $0 \times 00000018$ | GPOSET | GPIO Port 0 data output set register | $0 \times 0000$ | W |
| $0 \times 0000001 C$ | GPOCLR | GPIO Port 0 data out clear register | $0 \times 0000$ | W |
| $0 \times 00000020$ | GPOTGL | GPIO Port 0 pin toggle register | $0 \times 0000$ | W |

## GPIO Port 0 Configuration Register—GPOCON

Address 0x00000000, Reset: 0x0000, Name: GP0CON
The GP0CON register configures the configuration for each of the eight GPIOs.
Table 149. Bit Descriptions for GP0CON Register

| Bits | Bit Name | Settings | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: |
| [15:14] | PIN7CFG | $\begin{aligned} & 00 \\ & 01 \\ & 10 \\ & 11 \end{aligned}$ | GPIO 7configuration bits. <br> General-purpose input/output. <br> Sequence 3 trigger signal input from the microcontroller unit (MCU) side. <br> Synchronizes External Device 7 output signal. <br> Interrupt 1 output. | 0x0 | R/W |
| [13:12] | PIN6CFG | $\begin{aligned} & 00 \\ & 01 \\ & 10 \\ & 11 \end{aligned}$ | GPIO6 configuration bits. <br> General-purpose input/output. <br> Sequence 2 trigger signal input from the MCU side. <br> Synchronizes External Device 6 output signal. <br> Interrupt 0 output. | 0x0 | R/W |
| [11:10] | PIN5CFG | $\begin{aligned} & 00 \\ & 01 \\ & 10 \\ & 11 \end{aligned}$ | GPIO5 configuration bits. <br> General-purpose input/output. <br> Sequence 1 trigger signal input from the MCU side. <br> Synchronizes External Device 5 output signal. <br> External clock input (EXTCLK). | 0x0 | R/W |
| [9:8] | PIN4CFG | $\begin{aligned} & 00 \\ & 01 \\ & 10 \\ & 11 \end{aligned}$ | GPIO4 configuration bits. <br> General-purpose input/output. <br> Sequence 0 trigger signal input from the MCU side. <br> Synchronizes External Device 4 output signal. <br> Interrupt 1 output. | 0x0 | R/W |


| Bits | Bit Name | Settings | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: |
| [7:6] | PIN3CFG | $\begin{aligned} & 00 \\ & 01 \\ & 10 \\ & 11 \end{aligned}$ | GPIO3 configuration bits. <br> General-purpose input/output. <br> Sequence 3 trigger signal input from the MCU side. Synchronizes External Device 3 output signal. Interrupt 0 output. | 0x0 | R/W |
| [5:4] | PIN2CFG | $\begin{aligned} & 00 \\ & 01 \\ & 10 \\ & 11 \end{aligned}$ | GPIO2 configuration bits. <br> POR signal output. <br> Sequence 2 trigger signal input from the MCU side. Synchronizes External Device 2 output signal. <br> External clock input (EXTCLK). | 0x0 | R/W |
| [3:2] | PIN1CFG | $\begin{aligned} & 00 \\ & 01 \\ & 10 \\ & 11 \end{aligned}$ | GPIO1 configuration bits. <br> General-purpose input/output. <br> Sequence 1 trigger signal input from the MCU side. <br> Synchronizes External Device 1 output signal. <br> Deep sleep. Sleep flag indicating that the AD5940/AD5941 is in hibernate mode. Used when reading data FIFO. When the MCU receives the FIFO full or almost full interrupt, the MCU waits for this pin to go high. Then, the MCU wakes the AD5940/AD5941 and reads data FIFO. After the data FIFO is read, the MCU sends a command to put the AD5940/AD5941 back in sleep mode. | 0x0 | R/W |
| [1:0] | PINOCFG | $\begin{aligned} & 00 \\ & 01 \\ & 10 \\ & 11 \end{aligned}$ | GPIOO configuration bits. <br> Interrupt 0 output. <br> Sequence 0 trigger signal input from the MCU side. Synchronizes External Device 0 output signal. General-purpose input/output. | 0x0 | R/W |

## GPIO Port 0 Output Enable Register-GPOOEN

Address 0x00000004, Reset: 0x0000, Name: GP0OEN
The GP0OEN register enables the output for each GPIO.
Table 150. Bit Descriptions for GP0OEN Register

| Bits | Bit Name | Settings | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $[15: 8]$ | Reserved |  | Reserved. | $0 \times 0$ | R |
| $[7: 0]$ | OEN |  | Pin output drive enable. Each bit in this range is set to enable the output for that <br> particular pin. Each bit is cleared to disable the output for each pin. | $0 \times 0$ | R/W |

## GPIO Port 0 Pull-Up and Pull-Down Enable Register-GPOPE

Address 0x00000008, Reset: 0x0000, Name: GP0PE
Table 151. Bit Descriptions for GP0PE Register

| Bits | Bit Name | Settings | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: |
| [15:8] | Reserved |  | Reserved. | 0x0 | R |
| [7:0] | PE |  | Pin pull enable. Each bit in this range is set to enable the pull-up and/or pull-down resistor for that particular pin. Each bit is cleared to disable the pull-up/pull-down resistor for each pin. | 0x0 | R/W |

## GPIO Port 0 Input Path Enable Register-GPOIEN

Address 0x0000000C, Reset: 0x0000, Name: GP0IEN
Table 152. Bit Descriptions for GP0IEN Register

| Bits | Bit Name | Settings | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $[15: 8]$ | RESERVED |  | Reserved. | $0 \times 0$ | R |
| $[7: 0]$ | IEN |  | Input path enable. Each bit is set to enable the input path and cleared to disable the <br> input path for the GPIOx pin. | $0 \times 0$ | R/W |

## AD5940/AD5941

## GPIO Port 0 Registered Data Input—GPOIN

Address 0x00000010, Reset: 0x0000, Name: GP0IN
Table 153. Bit Descriptions for GP0IN Register

| Bits | Bit Name | Settings | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $[15: 8]$ | Reserved |  | Reserved. | $0 \times 0$ | R |
| $[7: 0]$ | IN |  | Registered data input. Each bit reflects the state of the GPIOx pin if the <br> corresponding input buffer is enabled. If the pin input buffer is disabled the value <br> seen is zero. | $0 \times 0$ | R |

GPIO Port 0 Data Output Register—GPOOUT
Address 0x00000014, Reset: 0x0000, Name: GP0OUT
Table 154. Bit Descriptions for GP0OUT Register

| Bits | Bit Name | Settings | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $[15: 8]$ | Reserved |  | Reserved. | $0 \times 0$ | R |
| $[7: 0]$ | OUT |  | Data out. Set by user code to drive the corresponding GPIOx high. Cleared by user to <br> drive the corresponding GPIOx low. | $0 \times 0$ | R/W |

GPIO Port 0 Data Out Set Register—GPOSET
Address 0x00000018, Reset: 0x0000, Name: GP0SET
Table 155. Bit Descriptions for GP0SET Register

| Bits | Bit Name | Settings | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $[15: 8]$ | Reserved |  | Reserved. | $0 \times 0$ | R |
| $[7: 0]$ | Set |  | Set the output high. Set by user code to drive the corresponding GPIOx high. <br> Clearing this bit has no effect. | $0 \times 0$ | W |

## GPIO Port 0 Data Out Clear Register-GPOCLR

Address 0x0000001C, Reset: 0x0000, Name: GP0CLR
Table 156. Bit Descriptions for GP0CLR Register

| Bits | Bit Name | Settings | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $[15: 8]$ | Reserved |  | Reserved. | $0 \times 0$ | R |
| $[7: 0]$ | CLR |  | Set the output low. Each bit is set to drive the corresponding GPIOx pin low. <br> Clearing this bit has no effect. | $0 \times 0$ | W |

## GPIO Port 0 Pin Toggle Register-GPOTGL

Address 0x00000020, Reset: 0x0000, Name: GP0TGL
Table 157. Bit Descriptions for GP0TGL Register

| Bits | Bit Name | Settings | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $[15: 8]$ | Reserved |  | Reserved | Toggle the Output. Each bit is set to invert the corresponding GPIOx pin. Clearing <br> this bit has no effect. | $0 \times 0$ |
| $[7: 0]$ | TGL |  | R |  |  |

## SYSTEM RESETS

The AD5940/AD5941 provides the following reset sources:

- External reset.
- POR.
- Software reset of the digital part of the device. The low power, potentiostat amplifier and low power TIA circuitry is not reset.

The AD5940/AD5941 is reset during an external hardware reset or POR.

The external reset or hardware reset is connected to the external $\overline{\text { RESET }}$ pin. When this pin is pulled low, a reset occurs. All circuits and control registers return to their default state.

The host microcontroller can trigger a software reset to the AD5940/AD5941 by clearing SWRSTCON, Bit 0. It is recommends to connect the RESET pin of the AD5940/AD5941 to a GPIO pin on the host processor to give the controller control over hardware resets.

The AD5940/AD5941 reset status register is RSTSTA. Read this register to identify the source of the reset to the chip.
Software resets can be bypassed to ensure the circuits used to bias an external sensor are not disturbed. These circuits include the ultra low power DACs, potentiostat amplifier, and TIAs. The programmable switches circuits can also be configured to maintain their states in the event of a reset.

## ANALOG DIE RESET REGISTERS

Table 158. Analog Die Reset Registers Summary

| Address | Name | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- |
| $0 \times 00000$ A5C | RSTCONKEY | Key protection for SWRSTCON register. | $0 \times 0000$ | W |
| $0 \times 00000424$ | SWRSTCON | Software reset register. | $0 \times 0001$ | R/W |
| $0 \times 00000$ A40 | RSTSTA | Reset status register. | $0 \times 0000$ | R/W1C |

## Key Protection for the RSTCON Register—RSTCONKEY

Address 0x00000A5C, Reset: 0x0000, Name: RSTCONKEY
Table 159. Bit Descriptions for RSTCONKEY Register

| Bits | Bit Name | Settings | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: |
| [15:0] | Key |  | Reset control key register. The SWRSTCON register is key protected with a value of 0x12EA. Write to the SWRSTCON register after the key is entered. A write to any other register before writing to the SWRSTCON register returns the protection to the lock state. | 0x0 | W |

## Software Reset Register—SWRSTCON

Address 0x00000424, Reset: 0x0001, Name: SWRSTCON
Table 160. Bit Descriptions for SWRSTCON Register

| Bits | Bit Name | Settings | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $[15: 1]$ | Reserved |  | Reserved. | R |  |
| 0 | SWRSTL | 0 | Software reset. Write to the RESTCONKEY register to unlock this register. <br> Not reset. | $0 \times 0$ | R/W |
|  |  | $0 x A 158$ | Trigger reset. |  |  |

## Reset Status Register—RSTSTA

Address 0x00000A40, Reset: 0x0000, Name: RSTSTA
Table 161. Bit Descriptions for RSTSTA Register

| Bits | Bit Name | Settings | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $[15: 4]$ | Reserved |  | Reserved. | $0 \times 0$ | R |
| 3 | MMRSWRST |  | MMR software reset. This bit is automatically set to 1 when writing to the SWRSTCON <br> register. Clear this bit by writing 1. | $0 \times 0$ | R/W1C |
| 2 | Reserved |  | Reserved. | External reset. This bit is automatically set to 1 when an external reset occurs. Clear this <br> bit by writing 1. | $0 \times 0$ |
| 1 | EXTRST |  | AFE power-on reset. This bit is automatically set when a POR occurs. Clear this bit by <br> writing 1. | R/W1C |  |
| 0 | POR |  | $0 \times 0$ | R/W1C |  |

## POWER MODES

There are four main power modes for the AD5940/AD5941: active high power mode ( $>80 \mathrm{kHz}$ ), active normal mode ( $<80 \mathrm{kHz}$ ), hibernate mode, and shutdown mode.

## ACTIVE HIGH POWER MODE (>80 kHz)

Active high power mode ( $>80 \mathrm{kHz}$ ) is recommended when generating or measuring high bandwidth signals $>80 \mathrm{kHz}$. The 32 MHz oscillator is selected to drive the high speed DAC and ADC circuits to handle the high bandwidth signal. To enable high power mode, use the following sequence:

1. Write $\mathrm{PMBW}=0 \mathrm{x} 000 \mathrm{D}$.
2. Set the system clock divider to 2 and set the ADC clock divider to 1 .
3. Switch the oscillator to 32 MHz .
4. Set ADCFILTERCON, Bit $0=1$ to enable a 1.6 MHz ADC sample rate.

## ACTIVE LOW POWER MODE (<80 kHz)

Active low power mode ( $<80 \mathrm{kHz}$ ) is the default active state of the AD5940/AD5941. The system clock is the 16 MHz internal oscillator (PWRMOD, Bits[1:0] = 0x1).

## HIBERNATE MODE

When the AD5940/AD5941 is in hibernate mode, the high speed clock circuits are powered down, resulting in all blocks being clocked when entering a low power, clock gated state. The 32 kHz oscillator remains active. The watchdog timer is also active. To place the AD5940/AD5941 in hibernate mode, write PWRMOD, Bits[1:0] = 0x2. It is recommended that PWRMOD, Bit $14=0$. Bit 14 controls a power switch to the ADC block. When
this switch is turned off, the leakage from the ADC is reduced, which subsequently reduces the current consumption in hibernate mode.

Optionally, the low power DAC, reference, and amplifiers can remain active to maintain the bias of an external sensor. However, current consumption increases.

## SHUTDOWN MODE

Shutdown mode is similar to hibernate, except the user is expected to power-down the low power analog blocks.

## LOW POWER MODE

The AD5940/AD5941 provides a feature for ultra low power applications, such as EDA measurements. Various blocks can be powered down simultaneously by writing to the LPMODECON register. Within the LPMODECON register, there are a number of bits corresponding to certain analog blocks. By setting these bits to 1 , the corresponding piece of circuitry is powered down to save power. For example, writing 1 to LPMODECON, Bit 1 , powers down the high power reference.

The LPMODECON register features key protection. Before accessing the register, the user must write 0xC59D6 to the LPMODEKEY register.
Another feature that is useful in ultra low power applications is the ability to switch system clocks to the 32 kHz oscillator using the sequencer. To enable this feature, write 1 to LPMODECLKSEL, Bit 0 . The sequencer can then switch the system clocks to the 32 kHz oscillator. The LPMODECLKSEL register is key protected by the LPMODKEY register.

## POWER MODES REGISTERS

Table 162. Power Mode Registers Summary

| Address | Name | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- |
| $0 \times 00000$ A00 | PWRMOD | Power mode configuration register | $0 \times 0001$ | R/W |
| $0 \times 00000$ A04 | PWRKEY | Key protection for PWRMOD register | $0 \times 0000$ | R/W |
| $0 \times 0000210 C$ | LPMODEKEY | Key protection for LPMODECLKSEL and LPMODECON registers | $0 \times 00000000$ | R/W |
| $0 \times 00002110$ | LPMODECLKSEL | Low power mode clock select register | $0 \times 00000000$ | R/W |
| $0 \times 00002114$ | LPMODECON | Low power mode configuration register | $0 \times 00000102$ | R/W |

## Power Modes Register—PWRMOD

Address 0x00000A00, Reset: 0x0001, Name: PWRMOD
Table 163. Bit Descriptions for PWRMOD Register

| Bits | Bit Name | Settings | Description | Reset | Access |
| :--- | :--- | ---: | :--- | :--- | :--- |
| 15 | RAMRETEN | 0 | Retention for RAM. | RAM is not retained during hibernate mode. | $0 \times 0$ |
|  |  | 1 | RAM is retained during hibernate mode. |  |  |
| 14 | ADCRETEN | 0 | This bit keeps the ADC power switch on in hibernate mode. |  |  |
|  |  | 1 | ADC power switch turned off during hibernate mode. |  |  |
| $[13: 4]$ | Reserved |  | Reserved. | R/W |  |


| Bits | Bit Name | Settings | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 3 | SEQSLPEN | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Autosleep function by sequencer command. Disables the sequencer autosleep function. Enables the sequencer autosleep function. | 0x0 | R/W |
| 2 | TMRSLPEN | $\begin{aligned} & 0 \\ & 1 \\ & \hline \end{aligned}$ | Autosleep function by sleep and wake-up timer. Disables the sleep and wake-up timer autosleep function. Enables the sleep and wake-up timer autosleep function. | 0x0 | R/W |
| [1:0] | PWRMOD | 01 <br> 10 $11$ | Power mode control bits. When read, these bits contain the last power mode value entered by user code. <br> Active mode. Normal working mode. All digital circuits powered up. The user can optionally power down blocks by disabling their input clock. <br> Hibernate mode. Digital core powered down. Most AFE die blocks powered down (low power DACs and references can remain active to bias an external sensor). SRAM is powered down, with or without retention. The high speed clock is powered down. Only the low speed clock is powered up. <br> Reserved. | 0x1 | R/W |

## Key Protection for the PWRMOD Register—PWRKEY

Address 0x00000A04, Reset: 0x0000, Name: PWRKEY
Table 164. Bit Descriptions for PWRKEY Register

| Bits | Bit Name | Settings | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| [15:0] | PWRKEY |  | PWRMOD key register. The PWRMOD register is key protected. Two writes to the key <br> are necessary to change the value in the PWRMOD register: first 0x4859, then 0xF27B. <br> Then, write to the PWRMOD register. A write to any other register before writing to <br> PWRMOD returns the protection to the lock state. | 0x0 | R/W |

## Low Power Mode AFE Control Lock Register—LPMODEKEY

Address 0x0000210C, Reset: 0x00000000, Name: LPMODEKEY
The LPMODEKEY register protects the LPMODECLKSEL and LPMODECON registers.
Table 165. Bit Descriptions for LPMODEKEY Register

| Bits | Bit Name | Settings | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $[31: 20]$ | Reserved |  | Reserved. | These bits are the key for low power mode control by the sequencer related <br> registers. The key prevents accidental writing to the registers. <br> Clocks related registers via a sequencer write. | $0 \times 0$ |
| $[19: 0]$ | Key | 0xC59D6 <br> 0x0000 <br> Locks the clock related registers via a sequencer write. Write any value other than <br> 0xC59D6 to lock the sequencer read/write clock related registers. | R/W |  |  |

## Low Power Mode Clock Select Register—LPMODECLKSEL

Address 0x00002110, Reset: 0x00000000, Name: LPMODECLKSEL
The LPMODECLKSEL register is protected by the LPMODKEY register.
Table 166. Bit Descriptions for LPMODECLKSEL Register

| Bits | Bit Name | Settings | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $[31: 1]$ | Reserved |  | Reserved. | $0 \times 0$ | R |
| 0 | LFSYSCLKEN |  | Enable for switching the system clock to 32 kHz via the sequencer. Write 1 to this <br> bit to switch to the 32 kHz oscillator. Clear this bit to switch to the 16 MHz oscillator. | $0 \times 0$ | R/W |

## AD5940/AD5941

## Low Power Mode Configuration Register—LPMODECON

Address 0x00002114, Reset: 0x00000102, Name: LPMODECON
The LPMODECON register is protected by the LPMODEKEY register.
Table 167. Bit Descriptions for LPMODECON Register

| Bits | Bit Name | Settings | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $[31: 9]$ | Reserved |  | Reserved. | $0 \times 0$ | R |
| 8 | ALDOEN |  | Set this bit high to power-down the analog LDO. | $0 \times 1$ | R/W |
| 7 | V1P1HSADCEN |  | Set this bit high to enable the 1.11 V high speed common-mode buffer. | $0 \times 0$ | R/W |
| 6 | V1P8HSADCEN |  | Set this bit high to enable the high speed 1.82 V reference buffer. | $0 \times 0$ | R/W |
| $[5: 4]$ | RESERVED |  | Reserved. | $0 \times 0$ | R/W |
| 3 | REPEATADCCNVEN_P |  | Set this bit high to enable the repetition of ADC conversions. | $0 \times 0$ | R/W |
| 2 | ADCCONVEN |  | Set this bit high to enable ADC conversions. | $0 \times 0$ | R/W |
| 1 | HSREFDIS |  | Set this bit high to power-down the high speed reference. | $0 \times 1$ | R/W |
| 0 | HFOSCPD |  | Set this bit high to power-down the high speed power oscillator. | $0 \times 0$ | R/W |

## CLOCKING ARCHITECTURE

## CLOCK FEATURES

The AD5940/AD5941 features the following clock options:

- A low frequency, 32 kHz internal oscillator (LFOSC). This is used to clock the sleep/wakeup timer.
- A high frequency, 16 MHz or 32 MHz internal oscillator (HFOSC). The 32 MHz setting only is designed to clock the HSDAC, HSTIA and ADC circuits for high bandwidth measurements $>80 \mathrm{kHz}$.
- An external 16 MHz or 32 MHz crystal option. If a 32 MHz crystal is used, ensure that SYSCLKDIV, Bits [5:0] $=2$ in the CLKCON0 register. This limits the digital die clock source to 16 MHz . The ADC clock cannot be divided. Thus, if using a 32 MHz crystal, the ADC is always running on a 32 MHz clock. The current consumption of the ADC increases by 2 mA when using a 32 MHz clock compared to a 16 MHz .
- An external clock input option on GPIO2 or GPIO5 (GPIO5 is available on AD5940 only). If a 32 MHz source is used, ensure that SYSCLKDIV, Bits [5:0] $=2$ in CLKCON0 register. This limits the digital die clock source to 16 MHz . The ADC clock cannot be divided. Thus, if using a 32 MHz crystal the ADC is always running on a 32 MHz clock. The current consumption of the ADC increases by 2 mA when using a 32 MHz clock compared to a 16 MHz .

At power-up, the internal high frequency oscillator is selected as the AFE system clock with a 16 MHz setting. The user code can divide the clock by a factor of 1 to 32 to reduce power consumption. Note that the system performance is only validated with AFE system clock rate of 16 MHz .

The clock architecture diagram is shown in Figure 53.


Figure 53. AD5940/AD5941 System Clock Architecture

## CLOCK ARCHITECTURE REGISTERS

Table 168. Clock Registers Summary

| Address | Name | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- |
| $0 \times 00000420$ | CLKCONOKEY | Key protection register for the CLKCONO register | $0 \times 0000$ | W |
| $0 \times 00000408$ | CLKCON0 | Clock divider configuration | $0 \times 0441$ | $\mathrm{R} / \mathrm{W}$ |
| $0 \times 00000414$ | CLKSEL | Clock select | $0 \times 0000$ | $\mathrm{R} / \mathrm{W}$ |
| $0 \times 00000$ A70 | CLKEN0 | Clock control of the low power TIA chop and wake-up timers | $0 \times 0004$ | $\mathrm{R} / \mathrm{W}$ |
| $0 \times 00000410$ | CLKEN1 | Clock gate enable | $0 \times 01 C 0$ | $\mathrm{R} / \mathrm{W}$ |
| $0 \times 00000$ A0C | OSCKEY | Key protection for the OSCCON register | $0 \times 0000$ | $\mathrm{R} / \mathrm{W}$ |
| 0x00000A10 | OSCCON | Oscillator control | $0 \times 0003$ | $\mathrm{R} / \mathrm{W}$ |
| 0x000020BC | HSOSCCON | High speed oscillator configuration | $0 \times 0034$ | $\mathrm{R} / \mathrm{W}$ |
| 0x00000A5C | RSTCONKEY | Key protection for the RSTCON register | $0 \times 0000$ | W |
| 0x00000A6C | LOSCTST | Internal low frequency oscillator test | $0 \times 0088$ | $\mathrm{R} / \mathrm{W}$ |

## AD5940/AD5941

## Key Protection Register for the CLKCONO Register-CLKCONOKEY

Address 0x00000420, Reset: 0x0000, Name: CLKCON0KEY
Table 169. Bit Descriptions for CLKCONOKEY Register

| Bits | Bit Name | Settings | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $[15: 0]$ | KEY |  | Write 0xA815 to this register before accessing the CLKCON0 register | $0 \times 0$ | W |

## Clock Divider Configuration Register-CLKCONO

Address 0x00000408, Reset: 0x0441, Name: CLKCON0
Table 170. Bit Descriptions for CLKCON0 Register

| Bits | Bit Name | Settings | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $[15: 6]$ | Reserved |  | Reserved. Do not write to these bits. | $0 \times 1$ | R/W |
| $[5: 0]$ | SYSCLKDIV |  | System clock divider configuration. The system clock divider provides a divided <br> clock from a 16 MHz root clock that drives most digital peripherals. The system <br> clock frequency (fsys) = root clock/SYSCLKDIV. The value range is from 1 to 32. <br> Values larger than 32 are saturated to 32. Values of 0 and 1 have the same results <br> as divide by 1. The $f_{\text {Sys frequency must be } \leq 16 \mathrm{MHz} .}$ | $0 \times 1$ | R/W |

## Clock Select Register—CLKSEL

Address 0x00000414, Reset: 0x0000, Name: CLKSEL
Table 171. Bit Descriptions for CLKSEL Register

| Bits | Bit Name | Settings | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: |
| [15:4] | Reserved |  | Reserved. | 0x0 | R |
| [3:2] | ADCCLKSEL | $\begin{array}{r} 0 \\ 1 \\ 10 \\ 11 \end{array}$ | Selects the ADC clock source. <br> Internal high frequency oscillator clock. <br> External high frequency crystal clock. <br> Internal low frequency oscillator clock (not recommended). <br> External clock. | 0x0 | R/W |
| [1:0] | SYSCLKSEL | $\begin{array}{r} 0 \\ 1 \\ 10 \\ 11 \end{array}$ | Selects system clock source. <br> Internal high frequency oscillator clock. <br> External high frequency crystal clock. <br> Internal low frequency oscillator clock (not recommended). <br> External clock. | 0x0 | R/W |

## Clock Enable for Low Power TIA Chop and Wake-Up Timer-CLKENO

Address 0x00000A70, Reset: 0x0004, Name: CLKEN0
Table 172. Bit Descriptions for CLKEN0 Register

| Bits | Bit Name | Settings | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $[15: 3]$ | Reserved |  | Reserved. | $0 \times 0$ | R |
| 2 | TIACHSDIS | 0 | TIA chop clock disable. | Turn on TIA chop clock. | $0 \times 1$ |
|  |  | 1 | Turn off TIA chop clock. | R/W |  |
|  |  | 0 | Sleep and wake-up timer clock disable. |  |  |
| 1 | SLPWUTDIS | 1 | Turn off sleep wake-up timer clock. | $0 \times 0$ | R/W |
|  |  |  | Reserved. |  |  |
| 0 | Reserved |  |  | $0 \times 0$ | R/W |

## Clock Gate Enable Register-CLKEN1

Address 0x00000410, Reset: 0x01C0, Name: CLKEN1
Table 173. Bit Descriptions for CLKEN1 Register

| Bits | Bit Name | Settings | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $[15: 10]$ | Reserved |  | Reserved. | $0 \times 0$ | R |
| 9 | Reserved |  | Reserved. Never write to this bit. Leave this bit cleared to 0. | $0 \times 0$ | R/W |
| 8 | Reserved |  | Reserved. Never write to this bit. | $0 \times 1$ | R/W |
| $[7: 6]$ | Reserved |  | Reserved. Always leave at 0. Never write to these bits. | $0 \times 1$ | R/W |
| 5 | ACLKDIS |  | ACLK clock enable. This bit controls the main AFE control clock, including the analog <br> interface and digital signal processing. <br> Turn off ACLK clock. <br> Turn on ACLK clock. | $0 \times 0$ | R/W |
|  |  |  | Reserved. Always leave at 0. Never write to this bit. |  |  |
| 4 | Reserved |  | Write 1 to this bit at initialization. | $0 \times 0$ | R/W |
| 3 | Reserved |  | Reserved. Always leave at 0. Never write to this bit. | $0 \times 0$ | R/W |
| 2 | Reserved |  | Reserved. Always leave at 0. Never write to this bit. | $0 \times 0$ | R/W |
| 1 | Reserved |  | Write 1 to this bit at initialization. | $0 \times 0$ | R/W |
| 0 | Reserved |  |  | $0 \times 0$ | R/W |

Key Protection for the OSCCON Register—OSCKEY
Address 0x00000A0C, Reset: 0x0000, Name: OSCKEY
Table 174. Bit Descriptions for OSCKEY Register

| Bits | Bit Name | Settings | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $[15: 0]$ | OSCKEY |  | Oscillator control key register. The OSCCON register is key protected. OSCKEY must be <br> written to with a value of OxCB14 before accessing the OSCCON register. A write to <br> any other register before writing to the OSCCON register returns the protection to the <br> lock state. | $0 \times 0$ | R/W |

## Oscillator Control Register—OSCCON

Address 0x00000A10, Reset: 0x0003, Name: OSCCON
The OSCCON register is key protected. To unlock this protection, write 0 xCB 14 to the OSCKEY register before writing to this register. A write to any other register before writing to this register returns the protection to the lock state.

Table 175. Bit Descriptions for OSCCON Register

| Bits | Bit Name | Settings | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: |
| [15:11] | Reserved |  | Reserved. | 0x0 | R |
| 10 | HFXTALOK | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Status of the high frequency crystal oscillator. This bit indicates when the oscillator is stable after it is enabled. This bit is not a monitor and does not indicate a subsequent loss of stability. <br> Oscillator is not yet stable or is disabled. <br> Oscillator is enabled and is stable and ready for use. | 0x0 | R |
| 9 | HFOSCOK | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Status of the high frequency oscillator. This bit indicates when the oscillator is stable after it is enabled. This bit is not a monitor and does not indicate a subsequent loss of stability. <br> Oscillator is not yet stable or is disabled. <br> Oscillator is enabled and is stable and ready for use. | 0x0 | R |
| 8 | LFOSCOK | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Status of the low frequency oscillator. This bit indicates when the oscillator is stable after it is enabled. This bit is not a monitor and does not indicate a subsequent loss of stability. <br> Oscillator is not yet stable or is disabled. <br> Oscillator is enabled and is stable and ready for use. | 0x0 | R |
| [7:3] | Reserved |  | Reserved. | 0x0 | R |

## AD5940/AD5941

| Bits | Bit Name | Settings | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 2 | HFXTALEN |  | High frequency crystal oscillator enable. This bit is used to enable and disable the <br> oscillator. The oscillator must be stable before use. This bit must be set before the <br> SYSRESETREQ system reset can be initiated. <br> The high frequency crystal oscillator is disabled and placed in a low power state. <br> The high frequency crystal oscillator is enabled. | $0 \times 0$ | R/W |
| 1 | HFOSCEN |  | High frequency internal oscillator enable. This bit is used to enable and disable the <br> oscillator. The oscillator must be stable before use. This bit must be set before the <br> SYSRESETREQ system reset can be initiated. <br> The high frequency oscillator is disabled and placed in a low power state. <br> The high frequency oscillator is enabled. | $0 \times 1$ | R/W |
| 0 | LFOSCEN |  | Low frequency internal oscillator enable. This bit is used to enable and disable the <br> oscillator. The oscillator must be stable before use. <br> The low frequency oscillator is disabled and placed in a low power state. <br> The low frequency oscillator is enabled. | $0 \times 1$ | R/W |

High Power Oscillator Configuration Register—HSOSCCON
Address 0x000020BC, Reset: 0x00000034, Name: HSOSCCON
Table 176. Bit Descriptions for HSOSCCON Register

| Bits | Bit Name | Settings | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: |
| [31:3] | Reserved |  | Reserved. | 0x3 | R |
| 2 | CLK32MHZEN | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | $16 \mathrm{MHz} / 32 \mathrm{MHz}$ output selector signal. This bit determines if the output is 32 MHz or 16 MHz . The ADC can run at 32 MHz , but system clock cannot run at 32 MHz . It is required to divide the system clock by 2 first before switching the oscillator to 32 MHz . Refer to the SYSCLKDIV bit in the CLKCONO register. <br> Select 32 MHz output. <br> Select 16 MHz output. | 0x1 | R/W |
| [1:0] | Reserved |  | Reserved. | 0x0 | R |

Key Protection for RSTCON Register—RSTCONKEY
Address 0x00000A5C, Reset: 0x0000, Name: RSTCONKEY
Table 177. Bit Descriptions for RSTCONKEY Register

| Bits | Bit Name | Settings | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $[15: 0]$ | KEY | Reset control key register. SWRSTCON is key protected with a value of 0x12EA. Write to <br> the SWRSTCON register after the key is entered. A write to any other register before <br> writing to SWRSTCON returns the protection to the lock state. | 0x0 | W |  |

## Internal Low Frequency Oscillator Register—LOSCTST

Address 0x00000A6C, Reset: 0x0088, Name: LOSCTST
Table 178. Bit Descriptions for LOSCTST Register

| Bits | Bit Name | Settings | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $[15: 4]$ | Reserved |  | Reserved. | $0 \times 8$ | R/W |
| $[3: 0]$ | TRIM |  | Trim capacitors to adjust frequency. The output frequency can be trimmed by <br> adjusting the charging capacitors. | $0 \times 8$ | R/W |

AD5940/AD5941

## APPLICATIONS INFORMATION

## EDA BIOIMPEDANCE MEASUREMENT USING A LOW BANDWIDTH LOOP

The AD5940/AD5941 can be used for EDA measurements. This use case requires an always on measurement with a typical sampling rate of 4 Hz and excitation signal of 100 Hz . The AD5940/AD5941 uses the low power DAC to generate the low frequency signal. The low power TIA converts current to
voltages, and the DFT hardware accelerators calculates the real and imaginary values of the data. A high level block diagram is shown in Figure 54. An accurate ac impedance value is then calculated. Using the low power mode features of the AD5940/ AD5941 can achieve an average current consumption as low as $70 \mu \mathrm{~A}$. For details, see the AN-1557 Application Note.


Figure 54. Low Frequency, 2-Wire, Bioimpedance Loop (Maximum Bandwidth $=300 \mathrm{~Hz}$ )

## AD5940/AD5941

## BODY IMPEDANCE ANALYSIS (BIA) MEASUREMENT USING A HIGH BANDWIDTH LOOP

The AD5940/AD5941 uses its high bandwidth impedance loop to perform an absolute, 4 -wire impedance measurement on the body. The high performance, 16-bit ADC, along with on-chip DFT hardware accelerator, target 100 dB of SNR at 50 kHz with impedance measurements up to 200 kHz . For details, see AN-1557.


Figure 55. High Frequency, 4-Wire, Bioimpedance Loop (Maximum Bandwidth $=200 \mathrm{kHz}$ )

## HIGH PRECISION POTENTIOSAT CONFIGURATION

The low bandwidth loop or the high bandwidth loop can be used for potentiostat applications. The switch matrix allows 2 -, 3-, or 4-wire electrode connections. Single reference electrode configuration is available for the low bandwidth loop. Single or dual reference electrode measurements configurations are available for the higher bandwidth loop. For details, see the AN-1563 Application Note.


Figure 56. Using a High Bandwidth AFE Loop in Potentiostat Mode

## USING THE AD5940/AD5941, AD8232, AND AD8233 FOR BIOIMPEDANCE AND ELECTROCARDIOGRAM (ECG) MEASUREMENTS

The AD5940/AD5941 can be used in conjunction with the AD8232 and AD8233 to perform bioimpedance and ECG measurements. The same electrodes can be used to facilitate both measurements.

When a bioimpedance measurement (for example, body composition, hydration, EDA, and so on) is required, the AD8232 and AD8233 are put into shutdown (the SDN pin on the AD8232 and AD8233 is controlled by the AD5940/AD5941

GPIOx pin) and the AD5940/AD5941 switch matrix disconnects the AD8232 and AD8233 from the electrodes.

When an ECG measurement is required, the AD5940/AD5941 switch matrix disconnects the AD5940/AD5941 AFE from the electrodes and connects to the AD8233 front end. The AD8233 analog output is connected to the high performance, 16 -bit ADC on the AD5940/AD5941 through an AINx pin. The measurement data is stored in the AD5940/AD5941 data FIFO to be read by the host controller.

For details, see AN-1557.


Figure 57. Body Composition and ECG System Solution Using the AD5940/AD5941 with the AD8232 and the AD8233

AD5940/AD5941

## SMART WATER/LIQUID QUALITY AFE

The features and flexibility of the AD5940/AD5941 make the device ideal for water analysis applications. These applications typically measure pH , conductivity, oxidation/reduction, and temperature. Figure 58 shows a simplified version of the AD5940/AD5941 configured to satisfy these measurement needs. The high power potentiostat amplifier loop can be used
for the conductivity measurement. Figure 58 shows a 2-wire conductivity sensor. The pH measurement indicates the acidity or alkalinity of the solution and uses an external amplifier for buffering purposes before conversion by the ADC.

In this application, as shown in Figure 58, the data FIFO and AFE sequence lend themselves to autonomous, preprogrammed, smart water measurements.


## OUTLINE DIMENSIONS



Figure 59. 56-Ball Wafer Level Chip Scale Package [WLCSP] (CB-56-3)
Dimensions shown in millimeters


COMPLIANT TO JEDEC STANDARDS MO-220-WKKD-4
Figure 60. 48-Lead Lead Frame Chip Scale Package [LFCSP]
$7 \mathrm{~mm} \times 7 \mathrm{~mm}$ Body and 0.75 mm Package Height (CP-48-4)
Dimensions shown in millimeters

ORDERING GUIDE

| Model $^{1}$ | Temperature Range | Package Description | Package Option |
| :--- | :--- | :--- | :--- |
| AD5940BCBZ-RL | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 56 -Ball Wafer Level Chip Scale Package [WLCSP] | CB-56-3 |
| AD5940BCBZ-RL7 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 56 -Ball Wafer Level Chip Scale Package [WLCSP] | CB-56-3 |
| AD5941BCPZ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 48 -Lead Lead Frame Chip Scale Package [LFCSP] | CP-48-4 |
| AD5941BCPZ-RL7 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 48 -Lead Lead Frame Chip Scale Package [LFCSP] | CP-48-4 |
| EVAL-AD5940BIOZ |  | Bioelectric Evaluation Board |  |
| EVAL-AD5940ELCZ |  | Electrochemical Evaluation Board for AD5940 |  |
| EVAL-AD5941ELCZ |  | Electrochemical Evaluation Board for AD5941 |  |

${ }^{1} Z=$ RoHS Compliant Part.

# Mouser Electronics 

Authorized Distributor

Click to View Pricing, Inventory, Delivery \& Lifecycle Information:

Analog Devices Inc.:
AD5940BCBZ-RL7 AD5940BCBZ-RL EVAL-AD5940ELCZ EVAL-AD5940BIOZ EVAL-AD5941ELCZ AD5941BCPZ
AD5941BCPZ-RL7


[^0]:    ${ }^{1}$ Settling time except for 50 Hz and 60 Hz notch filter enables.
    ${ }^{2}$ Settling time including 50 Hz and 60 Hz notch filter enables.

[^1]:    ${ }^{1} 0 x X X=$ don't care.

