

#### **Features**

- Integrated 600 V full-bridge gate driver
- CT, RT programmable oscillator
- 15.6 V Zener clamp on V<sub>CC</sub>
- Micropower startup
- Logic level latched shutdown pin
- Non-latched shutdown on CT pin (1/6th V<sub>CC</sub>)
- Internal bootstrap FETs
- Excellent latch immunity on all inputs & outputs
- ESD protection on all pins
- 14-lead SOIC or PDIP package
- 0.5 or 1.0µs (typ.) internal dead time
- RoHS compliant

## **Product Summary**

Topology	Full-bridge
V <sub>OFFSET</sub>	600 V
I <sub>o+</sub> & I <sub>o-</sub> (typical)	180 mA & 260 mA
Deadtime (typical)	1.0 μs (IRS2453D) 0.5 μs (IRS24531D)

# **Package Options**





14 Lead PDIP IRS2453DPbF

14 Lead SOIC (Narrow Body) IRS2453(1)DSPbF

# **Ordering Information**

Basa Bast Namel as	Deal and Tone	Standard F	Pack	Commission Don't Normalion	
Base Part Number	Package Type	Form	Quantity	Complete Part Number	
	PDIP14	Tube/Bulk	25	IRS2453DPBF	
IRS2453D(S)	SOIC14N	Tube/Bulk	55	IRS2453DSPBF	
		Tape and Reel	2500	IRS2453DSTRPBF	
1000100100			55	IRS24531DSPBF	
IRS24531DS	SOIC14N	Tape and Reel	2500	IRS24531DSTRPBF	




Table of Contents	Page
Ordering Information	1
Description	3
Typical Connection Diagram	3
Qualification Information	4
Absolute Maximum Ratings	5
Recommended Operating Conditions	6
Recommended Component Values	6
Electrical Characteristics	7
Functional Block Diagram	9
Input / Output Pin Equivalent Circuit Diagram	10
Lead Definitions	11
Lead Assignments	11
Application Information and Additional Details	12
Package Details	15
Tape and Reel Details	16
Part Marking Information	17

Downloaded from Arrow.com.



#### Description

The IRS2453(1)D is based on the popular IR2153 self-oscillating half-bridge gate driver IC, and incorporates a high voltage full-bridge gate driver with a front end oscillator similar to the industry standard CMOS 555 timer. HVIC and latch immune CMOS technologies enable ruggedized monolithic construction. The output driver features a high pulse current buffer stage designed for minimum driver cross-conduction. Noise immunity is achieved with low di/dt peak of the gate drivers, and with an under voltage lockout hysteresis greater than 1.5 V. The IRS2453(1)D also includes latched and non-latched shutdown pins.



April 27, 2016



# **Qualification Information**<sup>†</sup>

			Industrial <sup>††</sup>		
Qualification Level			his family of ICs has passed JEDEC's fication. IR's Consumer qualification level is		
			ension of the higher Industrial level.		
Majotura Sana	aitivity Laval	SOIC14	MSL2 <sup>†††</sup> 260°C (per IPC/JEDEC J-STD-020)		
worsture sens	Moisture Sensitivity Level		Not applicable (non-surface mount package style)		
ESD	Machine Model	(pe	Class C (per JEDEC standard JESD22-A115)		
ESD	Human Body Model		Class 2 (per EIA/JEDEC standard EIA/JESD22-A114)		
IC Latch-Up Test			Class I, Level A		
•			(per JESD78)		
RoHS Complia	ant		Yes		

- † Qualification standards can be found at International Rectifier's web site <a href="http://www.irf.com/">http://www.irf.com/</a>
- †† Higher qualification ratings may be available should the user have such requirements. Please contact your International Rectifier sales representative for further information.
- ††† Higher MSL ratings may be available for the specific package types listed here. Please contact your International Rectifier sales representative for further information.



# **Absolute Maximum Ratings**

Absolute maximum ratings indicate sustained limits beyond which damage to the device may occur. All voltage parameters are absolute voltages referenced to COM, all currents are defined positive into any lead. The thermal

resistance and power dissipation ratings are measured under board mounted and still air conditions.

Symbol	Definition	Min.	Max.	Units
VB1, VB2	High side floating supply voltage	-0.3	625	
VS1, VS2	High side floating supply offset voltage	VB - 25	VB + 0.3	
$V_{HO1}, V_{HO2}$	High side floating output voltage	Vs - 0.3	VB + 0.3	
$V_{LO1}, \ V_{LO2}$	Low side output voltage	-0.3	VCC + 0.3	V
VRT	RT pin voltage	-0.3	VCC + 0.3	
VCT	CT pin voltage	-0.3	VCC + 0.3	
VSD	SD pin voltage	-0.3	VCC + 0.3	
IRT	RT pin current	-5	5	mA
ICC	Supply current (†)		25	IIIA
dV <sub>S</sub> /dt	Allowable offset voltage slew rate	-50	50	V/ns
PD	Maximum power dissipation @ T <sub>A</sub> ≤ +25 °C, PDIP14		1.6	
PD	Maximum power dissipation @ T <sub>A</sub> ≤ +25 °C, SOIC14N		1.0	W
R <sub>0</sub> JA	Thermal resistance, junction to ambient, PDIP14		75	
R <sub>0</sub> JA	Thermal resistance, junction to ambient, SOIC14N		120	°C/W
TJ	Junction temperature	-55	150	
TS	Storage temperature	-55	150	°C
TL	Lead temperature (soldering, 10 seconds)		300	

This IC contains a zener clamp structure between the chip VCC and COM which has a nominal breakdown voltage of 15.6 V. Please note that this supply pin should not be driven by a DC, low impedance power source greater than the VCLAMP specified in the Electrical Characteristics section.



### **Recommended Operating Conditions**

For proper operation the device should be used within the recommended conditions.


Symbol	Definition	Min.	Max.	Units
VBS1, VBS2	High side floating supply voltage	VCC - 0.7	VCLAMP	
VS1, VS2	Steady state high side floating supply offset voltage	-3.0 (†)	600	V
VCC	Supply voltage	V <sub>CCUV+</sub>	VCLAMP	
ICC	Supply current	(††)	5	mA
TJ	Junction temperature	-25	125	°C

It is recommended to avoid output switching conditions where negative-going spikes at the V<sub>S</sub> node would decrease V<sub>S</sub> below ground by more than -5V.

**Recommended Component Values** 

Symbol	Component	Min.	Max.	Units
RT	Timing resistor value	1		kΩ
СТ	CT pin capacitor value	330		pF

VBIAS (VCC, VBS) = 14 V, VS=0 V and TA = 25 °C, CLO1=CLO2 = CHO1=CHO2 = 1nF.



<sup>††</sup> Enough current should be supplied to the VCC pin of the IC to keep the internal 15.6 V zener diode clamping the voltage at this pin.



# **Electrical Characteristics**

 $V_{BIAS}$  ( $V_{CC}$ ,  $V_{BS}$ ) = 14 V,  $C_T$  = 1nF and  $T_A$  = 25 °C unless otherwise specified. The  $V_O$  and  $I_O$  parameters are referenced to COM and are applicable to the respective output leads: HO or LO. CLO1=CLO2=CHO1=CHO2=1nF.

	O or LO. CLO1=CLO2=CHO1=CHO2=1nF.						
Symbol	Definition	Min	Тур	Max	Units	Test Conditions	
	ge Supply Characteristics	400	44.0	40.0	1	<u> </u>	
VCCUV+	Rising VCC under voltage lockout threshold	10.0	11.0	12.0			
ACCAA-	Falling VCC under voltage lockout threshold	8.0	9.0	10.0	V		
VCCUVH	VCC under voltage lockout hysteresis	1.5	2.0	2.4			
IQCCUV	Micropower startup VCC supply current		140	200	μΑ	ACC < ACCAA-	
IQCC	Quiescent V <sub>CC</sub> supply current		1.3	2.0	mA		
I <sub>CC_20K</sub>	$V_{CC}$ supply current at $f_{osc}$ (R <sub>T</sub> = 36.5 kΩ)		3.0	3.5			
I <sub>CCFLT</sub>	$V_{CC}$ supply current when SD > $V_{SD}$		360	500	μΑ		
VCLAMP	VCC Zener clamp voltage	14.6	15.6	16.6	V	ICC = 5 mA	
Floating S	upply Characteristics						
IQBS1UV, IQBS2UV	Micropower startup VBS supply current		3	10	μA	VCC ≤ VCCUV- , VCC = VBS	
IQBS1, IQBS2	Quiescent VBS supply current		30	100	μπ		
VBS1UV+, VBS2UV+	VBS supply under voltage positive going threshold	8.0	9.0	10.0	V		
VBS1UV-, VBS2UV-	VBS supply under voltage negative going threshold	7.0	8.0	9.0	V		
ILK1, ILK2	Offset supply leakage current			50	μА	VB = VS = 600	
Oscillator	I/O Characteristics		I.	<u> </u>	1	I V	
1000		19.6	20.2	20.8		RT = 36.5 kΩ	
fOSC	Oscillator frequency	88	94	100	kHz	RT = 7.15 kΩ	
d	RT pin duty cycle	48	50	52	%	f <sub>o</sub> < 100 kHz	
ICT	CT pin current		0.05	1.0	μΑ		
ICTUV	UV-mode CT pin pull down current	1	5		mA	V <sub>CC</sub> = 7 V	
VCT+	Upper CT ramp voltage threshold		9.3				
VCT-	Lower CT ramp voltage threshold		4.7		V		
Vp.	High level RT output voltage, VCC - VRT		10	50		IRT = 100 μA RT = 140 kΩ	
VRT+	Trigit level K   Output Voltage, VCC - VR		100	300		IRT = 1 mA RT = 14 kΩ	
VRT-	Low level RT output voltage		10	50	mV	IRT = 100 μA RT = 140 kΩ	
V T ( I =	Low level ICT output voltage		100	300		IRT = 1 mA RT = 14 kΩ	
VRTUV	UV-mode RT output voltage		0	100		VCC ≤ VCCUV-	




## **Electrical Characteristics**

 $V_{BIAS}$  ( $V_{CC}$ ,  $V_{BS}$ ) = 14 V,  $C_T$  = 1nF and  $T_A$  = 25 °C, unless otherwise specified. The  $V_O$  and  $I_O$  parameters are referenced to COM and are applicable to the respective output leads: HO or LO. CLO1=CLO2=CHO1=CHO2=1nF.

Symbol	CLO1=CLO2=CHO1=CHO2=1nl Definition		Min	Тур	Max	Units	<b>Test Conditions</b>
Gate Driv	er Output Characteristics						
VOH	High level output voltage, VBIA	s - Vo		$V_{CC}$			10.04
VOL	Low level output voltage, VO			СОМ			IO = 0 A
VOL_UV	UV-mode output voltage, VO			СОМ		V	IO = 0 A, VCC ≤ VCCUV-
t <sub>r</sub>	Output rise time			120	200		
t <sub>f</sub>	Output fall time			50	100	ns	
t <sub>sd</sub>	Shutdown propagation delay			250			
	Output dood time (HO or LO)	IRS2453D	0.8	1.0	1.40		
t <sub>d</sub>	Output dead time (HO or LO)	IRS24531D	0.4	0.5	0.7	μS	
I <sub>O+</sub>	Output source current			180		mA	
I <sub>O-</sub>	Output sink current			260			
Shutdow	n						
$V_{SD}$	Shutdown threshold at SD pin (	latched)	1.8	2.0	2.3	V	
VCTSD	CT voltage shutdown threshold	(non-latched)	2.2	2.3	2.5	V	
VRTSD	SD mode RT output voltage W	CC - VPT		10	50	mV	$IRT = 100 \ \mu\text{A},$ $RT = 140 \ k\Omega$ $V_{CT} = 0 \ V$
	SD mode RT output voltage, VCC - VRT			100	300	IIIV	IRT = 1 mA, RT = 14 k $\Omega$ V <sub>CT</sub> = 0 V
Bootstrap FET Characteristics						1	
$V_{B1\_ON} \ V_{B2\_ON}$	V <sub>B</sub> when the bootstrap FET is on		13.7	14.0		V	
I <sub>B1_CAP</sub>	V <sub>B</sub> source current when FET is on			55			C <sub>BS</sub> =0.1 μF
I <sub>B1_10 V</sub> I <sub>B2_10 V</sub>	V <sub>B</sub> source current when FET is	on	10	12		mA	V <sub>B</sub> =10 V



# **Functional Block Diagram**






**Input / Output Pin Equivalent Circuit Diagrams:** VB1 VB2 **ESD ESD** Diode Diode HO1 🗖 25V 25V HO2 🗖 **ESD ESD** Diode Diode VS1 VS2 🗖 600V 600V vcc 📮 vcc 🗅 ESD **ESD** Diode Diode LO2 25V L01 🗖 25V **ESD ESD** Diode Diode сом 🕈 сом 🛱 vcc 🗅 vcc 🗀 **ESD ESD** Diode Diode 25V SD  $\Box$  $R_{\text{ESD}}$ **ESD ESD** Diode Diode сом 🕈 vcc 🗖 **ESD** Diode СТ  $\dot{R}_{\text{ESD}}$ **ESD** Diode сом [



#### **Lead Definitions**

Pin	Symbol	Description	
1	VCC	Logic and internal gate drive supply voltage	
2	COM	IC power and signal ground	
3	CT	Oscillator timing capacitor input	
4	RT	Oscillator timing resistor input	
5	SD	Shutdown input	
6	LO1	Low side gate driver output	
7	LO2	Low side gate driver output	
8	VS2	High voltage floating supply return	
9	HO2	High side gate driver output	
10	VB2	High side gate driver floating supply	
11	NC	No connect	
12	VS1	High voltage floating supply return	
13	HO1	High side gate driver output	
14	VB1	High side gate driver floating supply	


# **Lead Assignment**





# **Application Information and Additional Details**

## **Timing Diagram**





## **Functional Description**

#### Under-Voltage Lock-Out Mode (UVLO)

The under-voltage lockout mode (UVLO) is defined as the state the IC is in when V<sub>CC</sub> is below the turn-on threshold of the IC. The IRS2453(1)D under-voltage lock-out is designed to maintain an ultra low supply current of less than 150 □A, and to guarantee the IC is fully functional before the high and low side output drivers are activated. During under-voltage lock-out mode, the high and low side driver outputs LO1, LO2, HO1, HO2 are all low. With V<sub>CC</sub> above the V<sub>CCUV+</sub> threshold, the IC turns on and the output begin to oscillate.

#### **Normal Operating Mode**

Once  $V_{CC}$  reaches the start-up threshold  $V_{CCUV+}$ , the MOSFET M1 opens, RT increases to approximately  $V_{CC}$  $(V_{CC}-V_{RT+})$  and the external CT capacitor starts charging. Once the CT voltage reaches  $V_{CT-}$  (about 1/3 of  $V_{CC}$ ), established by an internal resistor ladder, LO1 and HO2 turn on with a delay equivalent to the dead time (t<sub>d</sub>). Once the CT voltage reaches V<sub>CT+</sub> (approximately 2/3 of V<sub>CC</sub>), LO1 and HO2 go low, RT goes down to approximately ground (V<sub>RT-</sub>), the CT capacitor starts discharging and the dead time circuit is activated. At the end of the dead time, LO2 and HO1 go high. Once the CT voltage reaches V<sub>CT</sub>-, LO2 and HO1 go low, RT goes to high again, the dead time is activated. At the end of the dead time, LO1 and HO2 go high and the cycle starts over again.

The frequency is best determined by the graph, Frequency vs. RT, page 3, for different values of CT. A first order approximate of the oscillator frequency can also be calculated by the following formula:

$$f \approx \frac{1}{1.453 \times RT \times CT}$$

This equation can vary slightly from actual measurements due to internal comparator over- and under-shoot delays.

#### **Bootstrap MOSFET**

The internal bootstrap FET and supply capacitor (C<sub>BOOT</sub>) comprise the supply voltage for the high side driver circuitry. The internal bootstrap FET only turns on when the corresponding LO is high. To guarantee that the highside supply is charged up before the first pulse on HO1 and HO2, LO1 and LO2 outputs are both high when CT ramps between zero and 1/3\*V<sub>CC</sub>. LO1 and LO2 are also high when CT is grounded below 1/6\*V<sub>CC</sub> to ensure that the bootstrap capacitor is charged when CT is brought back over 1/3\*V<sub>CC</sub>.


#### Non-Latched Shutdown

If CT is pulled down below VCTSD (approximately 1/6 of Vcc) by an external circuit, CT is not able to charge up and oscillation stops. HO1 and HO2 outputs are held low. LO1 and LO2 outputs remain high while VCT remains below V<sub>CT</sub> enabling the bootstrap capacitors to charge. This state remains until the CT input is released and oscillation can resume.


#### **Latched Shutdown**

When the SD pin is brought above 2 V, the IC goes into fault mode and all outputs are low. V<sub>CC</sub> has to be recycled below V<sub>CCUV-</sub> to restart. The SD pin can be used for over-current or over-voltage protection using appropriate external circuitry.






#### **Deadtime Waveform**




**Rise and Fall Time Waveform** 




# **Package Details**








# **Tape and Reel Details**



#### CARRIER TAPE DIMENSION FOR 14SOICN

	Metric		lmp	erial
Code	Min	Max	Min	Max
Α	7.90	8.10	0.311	0.318
В	3.90	4.10	0.153	0.161
С	15.70	16.30	0.618	0.641
D	7.40	7.60	0.291	0.299
E	6.40	6.60	0.252	0.260
F	9.40	9.60	0.370	0.378
G	1.50	n/a	0.059	n/a
Н	1.50	1.60	0.059	0.062




## REEL DIMENSIONS FOR 14SOICN

	Me	etric Impe		erial	
Code	Min	Max	Min	Max	
A	329.60	330.25	12.976	13.001	
В	20.95	21.45	0.824	0.844	
С	12.80	13.20	0.503	0.519	
D	1.95	2.45	0.767	0.096	
E	98.00	102.00	3.858	4.015	
F	n/a	22.40	n/a	0.881	
G	18.50	21.10	0.728	0.830	
Н	16.40	18.40	0.645	0.724	



# **Part Marking Information**





The information provided in this document is believed to be accurate and reliable. However, International Rectifier assumes no responsibility for the consequences of the use of this information. International Rectifier assumes no responsibility for any infringement of patents or of other rights of third parties which may result from the use of this information. No license is granted by implication or otherwise under any patent or patent rights of International Rectifier. The specifications mentioned in this document are subject to change without notice. This document supersedes and replaces all information previously supplied.

> For technical support, please contact IR's Technical Assistance Center http://www.irf.com/technical-info/

#### **WORLD HEADQUARTERS:**

101N Sepulveda Blvd., El Segundo, California 90245 Tel: (310) 252-7105

www.irf.com © 2016 International Rectifier