

N-Channel Enhancement-Mode Vertical DMOS FET

Features

- ► Free from secondary breakdown
- Low power drive requirement
- Ease of paralleling
- ► Low C_{iss} and fast switching speeds
- Excellent thermal stability
- ► Integral source-drain diode
- ► High input impedance and high gain

Applications

- Motor controls
- Converters, amplifiers, and switches
- Power supply circuits
- Drivers (relays, hammers, solenoids, lamps, memories, displays, bipolar transistors, etc.)

Ordering Information

Part Number	Package Options	Packing
VN2450N3-G	TO-92	1000/Bag
VN2450N3-G P002	TO-92	2000/Reel
VN2450N3-G P003	TO-92	2000/Reel
VN2450N3-G P005	TO-92	2000/Reel
VN2450N3-G P013	TO-92	2000/Reel
VN2450N3-G P014	TO-92	2000/Reel
VN2450N8-G	TO-243AA (SOT-89)	2000/Reel

-G denotes a lead (Pb)-free / RoHS compliant package Refer to 'P0xx' Tape & Reel Specs for P002, P003, P005, P013, and P014 TO-92 Taping Specifications and Winding Styles

Contact factory for Wafer / Die availablity.

Devices in Wafer / Die form are lead (Pb)-free / RoHS compliant.

Absolute Maximum Ratings

Parameter	Value
Drain-to-source voltage	BV _{DSS}
Drain-to-gate voltage	BV _{DGS}
Gate-to-source voltage	±20V
Operating and storage temperature	-55°C to +150°C

Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied. Continuous operation of the device at the absolute rating level may affect device reliability. All voltages are referenced to device ground.

Typical Thermal Resistance

Package	$oldsymbol{ heta}_{ja}$		
TO-92	132°C/W		
TO-243AA (SOT-89)	133°C/W*		

^{*} Mounted on FR5 Board, 25mm x 25mm x 1.57mm

General Description


This enhancement-mode (normally-off) transistor utilizes a vertical DMOS structure and Supertex's well-proven silicon-gate manufacturing process. This combination produces a device with the power handling capabilities of bipolar transistors and with the high input impedance and positive temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, this device is free from thermal runaway and thermally induced secondary breakdown.

Supertex's vertical DMOS FETs are ideally suited to a wide range of switching and amplifying applications where high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired.


Product Summary

BV _{DSS} /BV _{DGS}	R _{DS(ON)} (max)	l _{D(ON)} (min)
500V	13Ω	500mA

Pin Configuration



Product Marking



Package may or may not include the following marks: Si or **TO-92**



Package may or may not include the following marks: Si or

TO-243AA (SOT-89)



Thermal Characteristics

Package	l _D (continuous) [†]	l _D (pulsed)	Power Dissipation @T _A = 25°C	l _{DR} †	I _{DRM}	
TO-92	200mA	650mA	1.0W	200mA	650mA	
TO-243AA (SOT-89)	250mA	750mA	1.6W [‡]	250mA	750mA	

Notes:

- \dagger I_D (continuous) is limited by max rated T_i .
- # Mounted on FR5 Board, 25mm x 25mm x 1.57mm.


Electrical Characteristics (T_A = 25°C unless otherwise specified)

Sym	Parameter	Min	Тур	Max	Units	Conditions
BV _{DSS}	Drain-to-source breakdown voltage	500	-	-	V	$V_{GS} = 0V, I_{D} = 2.0 \text{mA}$
V _{GS(th)}	Gate threshold voltage	1.5	-	4.0	V	$V_{GS} = V_{DS}$, $I_{D} = 1.0$ mA
$\Delta V_{GS(th)}$	Change in V _{GS(th)} with temperature	-	-	-5.5	mV/°C	$V_{GS} = V_{DS}$, $I_{D} = 1.0$ mA
I _{GSS}	Gate body leakage current	-	-	100	nA	$V_{GS} = \pm 20V, V_{DS} = 0V$
	7		-	10	μA	$V_{GS} = 0V,$ $V_{DS} = Max Rating$
DSS	Zero gate voltage drain current	-	-	1.0	mA	$V_{DS} = 0.8$ Max Rating, $V_{GS} = 0V$, $T_A = 125^{\circ}C$
l _{D(ON)}	On-state drain current	0.5	-	-	Α	$V_{GS} = 10V, V_{DS} = 25V$
В	Statio drain to course an etate registence	-	_	20	Ω	$V_{GS} = 4.5V, I_{D} = 100mA$
$R_{DS(ON)}$	Static drain-to-source on-state resistance	-	_	13	1 12	$V_{GS} = 10V, I_{D} = 400 \text{mA}$
$\Delta R_{DS(ON)}$	Change in R _{DS(ON)} with temperature	-	-	1.7	%/°C	$V_{GS} = 10V, I_{D} = 400mA$
G _{FS}	Forward transconductance	50	-	-	mmho	$V_{DS} = 25V, I_{D} = 200 \text{mA}$
C _{ISS}	Input capacitance	-	_	150		V _{GS} = 0V,
C _{oss}	Common source output capacitance	-	-	50	pF	$V_{DS} = 25V$,
C _{RSS}	Reverse transfer capacitance	-	_	25		f = 1.0MHz
t _{d(ON)}	Turn-on delay time	-	-	10		
t _r	Rise time	-	-	10	ne	$V_{DD} = 25V,$
t _{d(OFF)}	Turn-off delay time Fall time		-	25	ns	$I_D = 250 \text{mA},$ $R_{GEN} = 25\Omega$
t,			-	20		GEN
V _{SD}	Diode forward voltage drop	-	-	1.5	V	V _{GS} = 0V, I _{SD} = 400mA


Notes:


- 1. All D.C. parameters 100% tested at 25°C unless otherwise stated. (Pulse test: 300µs pulse, 2% duty cycle.)
- 2. All A.C. parameters sample tested.


Switching Waveforms and Test Circuit





Typical Performance Curves



















Typical Performance Curves (cont.)

















Maximum Rated Safe Operating Area




Thermal Response Characteristics




3-Lead TO-92 Package Outline (N3)





Front View

Side View



Bottom View

Symbol		Α	b	С	D	E	E1	е	e1	L
	MIN	.170	.014 [†]	.014 [†]	.175	.125	.080	.095	.045	.500
Dimensions (inches)	NOM	-	-	-	-	-	-	-	-	-
(51100)	MAX	.210	.022 [†]	.022 [†]	.205	.165	.105	.105	.055	.610*

JEDEC Registration TO-92.


Drawings not to scale.

Supertex Doc.#: DSPD-3TO92N3, Version E041009.

^{*} This dimension is not specified in the JEDEC drawing.

[†] This dimension differs from the JEDEC drawing.

3-Lead TO-243AA (SOT-89) Package Outline (N8)



Symbo	ol	Α	b	b1	С	D	D1	E	E1	е	e1	Н	L
Dimensions (mm)	MIN	1.40	0.44	0.36	0.35	4.40	1.62	2.29	2.00 [†]	1.50 3.00 BSC BSC		3.94	0.73 [†]
	NOM	-	-	-	-	-	-	-	-		3.00 BSC	-	-
	MAX	1.60	0.56	0.48	0.44	4.60	1.83	2.60	2.29			4.25	1.20

JEDEC Registration TO-243, Variation AA, Issue C, July 1986.

† This dimension differs from the JEDEC drawing

Drawings not to scale.

Supertex Doc. #: DSPD-3TO243AAN8, Version F111010.

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to http://www.supertex.com/packaging.html.)

Supertex inc. does not recommend the use of its products in life support applications, and will not knowingly sell them for use in such applications unless it receives an adequate "product liability indemnification insurance agreement." **Supertex inc.** does not assume responsibility for use of devices described, and limits its liability to the replacement of the devices determined defective due to workmanship. No responsibility is assumed for possible omissions and inaccuracies. Circuitry and specifications are subject to change without notice. For the latest product specifications refer to the **Supertex inc.** (website: http://www.supertex.com)

©2013 **Supertex inc.** All rights reserved. Unauthorized use or reproduction is prohibited.

Supertex inc.