Quad Channel, 128-/256-Position, I²C, Nonvolatile Digital Potentiometer

FEATURES

- 10 kΩ and 100 kΩ resistance options
- Resistor tolerance: 8% maximum
- Wiper current: ±6 mA
- Low temperature coefficient: 35 ppm/°C
- Wide bandwidth: 3 MHz
- Fast start-up time < 75 µs
- Linear gain setting mode
- Single- and dual-supply operation
- Wide operating temperature: −40°C to +125°C
- 3 mm × 3 mm package

APPLICATIONS

- Portable electronics level adjustment
- LCD panel brightness and contrast controls
- Programmable filters, delays, and time constants
- Programmable power supplies

GENERAL DESCRIPTION

The AD5123/AD5143[1] potentiometers provide a nonvolatile solution for 128-/256-position adjustment applications, offering guaranteed low resistor tolerance errors of ±8% and up to ±6 mA current density in the Ax, Bx, and Wx pins.

The low resistor tolerance and low nominal temperature coefficient simplify open-loop applications as well as applications requiring tolerance matching.

The linear gain setting mode allows independent programming of the resistance between the digital potentiometer terminals, through the $_{RAW}$ and $_{RWB}$ string resistors, allowing very accurate resistor matching.

The high bandwidth and low total harmonic distortion (THD) ensure optimal performance for ac signals, making the devices suitable for filter design.

The low wiper resistance of only 40 Ω at the ends of the resistor array allows for pin to pin connection.

The wiper values can be set through an I²C-compatible digital interface that also reads back the wiper register and EEPROM contents.

The AD5123/AD5143 are available in a compact, 16-lead, 3 mm × 3 mm LFCSP. The devices are guaranteed to operate over the extended industrial temperature range of −40°C to +125°C.

FUNCTIONAL BLOCK DIAGRAM

Figure 1.

Table 1. Family Models

Model	Channel	Position	Interface	Package
AD5123[1]	Quad	128	I²C	LFCSP
AD5124	Quad	128	SPI/I²C	LFCSP
AD5124	Quad	128	SPI	TSSOP
AD5143	Quad	256	I²C	LFCSP
AD5144	Quad	256	SPI/I²C	LFCSP
AD5144	Quad	256	SPI	TSSOP
AD5144A	Quad	256	I²C	TSSOP
AD5122	Dual	128	SPI	LFCSP/TSSOP
AD5122A	Dual	128	I²C	LFCSP/TSSOP
AD5142	Dual	256	SPI	LFCSP/TSSOP
AD5142A	Dual	256	I²C	LFCSP/TSSOP
AD5121	Single	128	SPI/I²C	LFCSP
AD5141	Single	256	SPI/I²C	LFCSP

[1] Two potentiometers and two rheostats.

[1] Protected by U.S. Patent 7,688,240.

Rev. C

TABLE OF CONTENTS

REVISION HISTORY

1/2022—Rev. B to Rev. C

SPECIFICATIONS

ELECTRICAL CHARACTERISTICS—AD5123

V_{DD} = 2.3 V to 5.5 V, V_{SS} = 0 V; V_{DD} = 2.25 V to 2.75 V, V_{SS} = −2.25 V to −2.75 V; −40°C < T_A < +125°C, unless otherwise noted.

Table 2.

Parameter	Symbol	Test Conditions/Comments	Min	Typ[1]	Max	Unit
DC CHARACTERISTICS—RHEOSTAT MODE (ALL RDACs)						
Resolution	N		7			Bits
Resistor Integral Nonlinearity[2]	R-INL	R_{AB} = 10 kΩ				
		V_{DD} ≥ 2.7 V	−1	±0.1	+1	LSB
		V_{DD} < 2.7 V	−2.5	±1	+2.5	LSB
		R_{AB} = 100 kΩ				
		V_{DD} ≥ 2.7 V	−0.5	±0.1	+0.5	LSB
		V_{DD} < 2.7 V	−1	±0.25	+1	LSB
Resistor Differential Nonlinearity[2]	R-DNL		−0.5	±0.1	+0.5	LSB
Nominal Resistor Tolerance	$\Delta R_{AB}/R_{AB}$		−8	±1	+8	%
Resistance Temperature Coefficient[3]	$(\Delta R_{AB}/R_{AB})/\Delta T \times 10^6$	Code = full scale		35		ppm/°C
Wiper Resistance[3]	R_W	Code = zero scale				
		R_{AB} = 10 kΩ		55	125	Ω
		R_{AB} = 100 kΩ		130	400	Ω
Bottom Scale or Top Scale	R_{BS} or R_{TS}					
		R_{AB} = 10 kΩ		40	80	Ω
		R_{AB} = 100 kΩ		60	230	Ω
Nominal Resistance Match	R_{AB1}/R_{AB2}	Code = full scale	−1	±0.2	+1	%
DC CHARACTERISTICS—POTENTIOMETER DIVIDER MODE (ALL RDACs)						
Integral Nonlinearity[4]	INL					
		R_{AB} = 10 kΩ	−0.5	±0.1	+0.5	LSB
		R_{AB} = 100 kΩ	−0.25	±0.1	+0.25	LSB
Differential Nonlinearity[4]	DNL		−0.25	±0.1	+0.25	LSB
Full-Scale Error	V_{WFSE}					
		R_{AB} = 10 kΩ	−1.5	−0.1		LSB
		R_{AB} = 100 kΩ	−0.5	±0.1	+0.5	LSB
Zero-Scale Error	V_{WZSE}					
		R_{AB} = 10 kΩ		1	1.5	LSB
		R_{AB} = 100 kΩ		0.25	0.5	LSB
Voltage Divider Temperature Coefficient[3]	$(\Delta V_W/V_W)/\Delta T \times 10^6$	Code = half scale		±5		ppm/°C
RESISTOR TERMINALS						
Maximum Continuous Current	I_A, I_B, and I_W					
		R_{AB} = 10 kΩ	−6		+6	mA
		R_{AB} = 100 kΩ	−1.5		+1.5	mA
Terminal Voltage Range[5]			V_{SS}		V_{DD}	V
Capacitance A, Capacitance B[3]	C_A, C_B	f = 1 MHz, measured to GND, code = half scale				
		R_{AB} = 10 kΩ		25		pF
		R_{AB} = 100 kΩ		12		pF
Capacitance W[3]	C_W	f = 1 MHz, measured to GND, code = half scale				
		R_{AB} = 10 kΩ		12		pF
		R_{AB} = 100 kΩ		5		pF

SPECIFICATIONS

Table 2.

Parameter	Symbol	Test Conditions/Comments	Min	Typ[1]	Max	Unit
Common-Mode Leakage Current[3]		$V_A = V_W = V_B$	−500	±15	+500	nA
DIGITAL INPUTS						
Input Logic[3]						
High	V_{INH}		0.7 × V_{DD}			V
Low	V_{INL}				0.2 × V_{DD}	V
Input Hysteresis[3]	V_{HYST}		0.1 × V_{DD}			V
Input Current[3]	I_{IN}				±1	µA
Input Capacitance[3]	C_{IN}			5		pF
DIGITAL OUTPUTS						
Output High Voltage[3]	V_{OH}	$R_{PULL-UP}$ = 2.2 kΩ to V_{DD}		V_{DD}		V
Output Low Voltage[3]	V_{OL}	I_{SINK} = 3 mA			0.4	V
		I_{SINK} = 6 mA			0.6	V
Three-State Leakage Current			−1		+1	µA
Three-State Output Capacitance				2		pF
POWER SUPPLIES						
Single-Supply Power Range	V_{DD}	V_{SS} = GND	2.3		5.5	V
Dual-Supply Power Range	V_{DD}/V_{SS}		±2.25		±2.75	V
Positive Supply Current	I_{DD}	$V_{IH} = V_{DD}$ or V_{IL} = GND				
		V_{DD} = 5.5 V		0.7	5.5	µA
		V_{DD} = 2.3 V		400		nA
Negative Supply Current	I_{SS}	$V_{IH} = V_{DD}$ or V_{IL} = GND	−5.5	−0.7		µA
EEPROM Store Current[3, 6]	$I_{DD\_EEPROM\_STORE}$	$V_{IH} = V_{DD}$ or V_{IL} = GND		2		mA
EEPROM Read Current[3, 7]	$I_{DD\_EEPROM\_READ}$	$V_{IH} = V_{DD}$ or V_{IL} = GND		320		µA
Power Dissipation[8]	P_{DISS}	$V_{IH} = V_{DD}$ or V_{IL} = GND		3.5		µW
Power Supply Rejection Ratio	PSRR	$\Delta V_{DD}/\Delta V_{SS} = V_{DD}$ ± 10%, code = full scale		−66	−60	dB
DYNAMIC CHARACTERISTICS[9]						
Bandwidth	BW	−3 dB				
		R_{AB} = 10 kΩ		3		MHz
		R_{AB} = 100 kΩ		0.43		MHz
Total Harmonic Distortion	THD	V_{DD}/V_{SS} = ±2.5 V, V_A = 1 V rms, V_B = 0 V, f = 1 kHz				
		R_{AB} = 10 kΩ		−80		dB
		R_{AB} = 100 kΩ		−90		dB
Resistor Noise Density	e_{N_WB}	Code = half scale, T_A = 25°C, f = 10 kHz				
		R_{AB} = 10 kΩ		7		nV/√Hz
		R_{AB} = 100 kΩ		20		nV/√Hz
V_W Settling Time	t_S	V_A = 5 V, V_B = 0 V, from zero-scale to full-scale, ±0.5 LSB error band				
		R_{AB} = 10 kΩ		2		µs
		R_{AB} = 100 kΩ		12		µs
Crosstalk (C_{W1}/C_{W2})	C_T	R_{AB} = 10 kΩ		10		nV-sec
		R_{AB} = 100 kΩ		25		nV-sec
Analog Crosstalk	C_{TA}			−90		dB
Endurance[10]		T_A = 25°C		1		Mcycles
			100			kcycles

SPECIFICATIONS

Table 2.

Parameter	Symbol	Test Conditions/Comments	Min	Typ[1]	Max	Unit
Data Retention[11, 12]				50		Years

[1] Typical values represent average readings at 25°C, V_{DD} = 5 V, and V_{SS} = 0 V.

[2] Resistor integral nonlinearity (R-INL) error is the deviation from an ideal value measured between the maximum resistance and the minimum resistance wiper positions. R-DNL measures the relative step change from ideal between successive tap positions. The maximum wiper current is limited to $(0.7 \times V_{DD})/R_{AB}$.

[3] Guaranteed by design and characterization, not subject to production test.

[4] INL and DNL are measured at V_{WB} with the RDAC configured as a potentiometer divider similar to a voltage output DAC. $V_A = V_{DD}$ and V_B = 0 V. DNL specification limits of ±1 LSB maximum are guaranteed monotonic operating conditions.

[5] Resistor Terminal A, Resistor Terminal B, and Resistor Terminal W have no limitations on polarity with respect to each other. Dual-supply operation enables ground referenced bipolar signal adjustment.

[6] Different from operating current; supply current for EEPROM program lasts approximately 30 ms.

[7] Different from operating current; supply current for EEPROM read lasts approximately 20 μs.

[8] P_{DISS} is calculated from ($I_{DD} \times V_{DD}$).

[9] All dynamic characteristics use V_{DD}/V_{SS} = ±2.5 V.

[10] Endurance is qualified to 100,000 cycles per JEDEC Standard 22, Method A117 and measured at −40°C to +125°C.

[11] Retention lifetime equivalent at junction temperature (T_J) = 125°C per JEDEC Standard 22, Method A117. Retention lifetime, based on an activation energy of 1 eV, derates with junction temperature in the Flash/EE memory.

[12] 50 years applies to an endurance of 1k cycles. An endurance of 100k cycles have an equivalent retention lifetime of 5 years.

ELECTRICAL CHARACTERISTICS—AD5143

V_{DD} = 2.3 V to 5.5 V, V_{SS} = 0 V; V_{DD} = 2.25 V to 2.75 V, V_{SS} = −2.25 V to −2.75 V; −40°C < T_A < +125°C, unless otherwise noted.

Table 3.

Parameter	Symbol	Test Conditions/Comments	Min	Typ[1]	Max	Unit
DC CHARACTERISTICS—RHEOSTAT MODE (ALL RDACs)						
Resolution	N		8			Bits
Resistor Integral Nonlinearity[2]	R-INL	R_{AB} = 10 kΩ				
		$V_{DD} \geq$ 2.7 V	−2	±0.2	+2	LSB
		$V_{DD} <$ 2.7 V	−5	±1.5	+5	LSB
		R_{AB} = 100 kΩ				
		$V_{DD} \geq$ 2.7 V	−1	±0.1	+1	LSB
		$V_{DD} <$ 2.7 V	−2	±0.5	+2	LSB
Resistor Differential Nonlinearity[2]	R-DNL		−0.5	±0.2	+0.5	LSB
Nominal Resistor Tolerance	$\Delta R_{AB}/R_{AB}$		−8	±1	+8	%
Resistance Temperature Coefficient[3]	$(\Delta R_{AB}/R_{AB})/\Delta T \times 10^6$	Code = full scale		35		ppm/°C
Wiper Resistance[3]	R_W	Code = zero scale				
		R_{AB} = 10 kΩ		55	125	Ω
		R_{AB} = 100 kΩ		130	400	Ω
Bottom Scale or Top Scale	R_{BS} or R_{TS}					
		R_{AB} = 10 kΩ		40	80	Ω
		R_{AB} = 100 kΩ		60	230	Ω
Nominal Resistance Match	R_{AB1}/R_{AB2}	Code = full scale	−1	±0.2	+1	%
DC CHARACTERISTICS—POTENTIOMETER DIVIDER MODE (ALL RDACs)						
Integral Nonlinearity[4]	INL					
		R_{AB} = 10 kΩ	−1	±0.2	+1	LSB
		R_{AB} = 100 kΩ	−0.5	±0.1	+0.5	LSB

SPECIFICATIONS

Table 3.

Parameter	Symbol	Test Conditions/Comments	Min	Typ[1]	Max	Unit
Differential Nonlinearity[4]	DNL		−0.5	±0.2	+0.5	LSB
Full-Scale Error	V_{WFSE}					
		R_{AB} = 10 kΩ	−2.5	−0.1		LSB
		R_{AB} = 100 kΩ	−1	±0.2	+1	LSB
Zero-Scale Error	V_{WZSE}					
		R_{AB} = 10 kΩ		1.2	3	LSB
		R_{AB} = 100 kΩ		0.5	1	LSB
Voltage Divider Temperature Coefficient[3]	$(\Delta V_W/V_W)/\Delta T \times 10^6$	Code = half scale		±5		ppm/°C
RESISTOR TERMINALS						
Maximum Continuous Current	I_A, I_B, and I_W					
		R_{AB} = 10 kΩ	−6		+6	mA
		R_{AB} = 100 kΩ	−1.5		+1.5	mA
Terminal Voltage Range[5]			V_{SS}		V_{DD}	V
Capacitance A, Capacitance B[3]	C_A, C_B	f = 1 MHz, measured to GND, code = half scale				
		R_{AB} = 10 kΩ		25		pF
		R_{AB} = 100 kΩ		12		pF
Capacitance W[3]	C_W	f = 1 MHz, measured to GND, code = half scale				
		R_{AB} = 10 kΩ		12		pF
		R_{AB} = 100 kΩ		5		pF
Common-Mode Leakage Current[3]		$V_A = V_W = V_B$	−500	±15	+500	nA
DIGITAL INPUTS						
Input Logic[3]						
High	V_{INH}		0.7 × V_{DD}			V
Low	V_{INL}				0.2 × V_{DD}	V
Input Hysteresis[3]	V_{HYST}		0.1 × V_{DD}			V
Input Current[3]	I_{IN}				±1	µA
Input Capacitance[3]	C_{IN}			5		pF
DIGITAL OUTPUTS						
Output High Voltage[3]	V_{OH}	$R_{PULL-UP}$ = 2.2 kΩ to V_{DD}		V_{DD}		V
Output Low Voltage[3]	V_{OL}	I_{SINK} = 3 mA			0.4	V
		I_{SINK} = 6 mA			0.6	V
Three-State Leakage Current			−1		+1	µA
Three-State Output Capacitance				2		pF
POWER SUPPLIES						
Single-Supply Power Range	V_{DD}	V_{SS} = GND	2.3		5.5	V
Dual-Supply Power Range	V_{DD}/V_{SS}		±2.25		±2.75	V
Positive Supply Current	I_{DD}	$V_{IH} = V_{DD}$ or V_{IL} = GND				
		V_{DD} = 5.5 V		0.7	5.5	µA
		V_{DD} = 2.3 V		400		nA
Negative Supply Current	I_{SS}	$V_{IH} = V_{DD}$ or V_{IL} = GND	−5.5	−0.7		µA
EEPROM Store Current[3, 6]	$I_{DD\_EEPROM\_STORE}$	$V_{IH} = V_{DD}$ or V_{IL} = GND		2		mA
EEPROM Read Current[3, 7]	$I_{DD\_EEPROM\_READ}$	$V_{IH} = V_{DD}$ or V_{IL} = GND		320		µA
Power Dissipation[8]	P_{DISS}	$V_{IH} = V_{DD}$ or V_{IL} = GND		3.5		µW
Power Supply Rejection Ratio	PSRR	$\Delta V_{DD}/\Delta V_{SS} = V_{DD} \pm 10\%$, code = full scale		−66	−60	dB
DYNAMIC CHARACTERISTICS[9]						
Bandwidth	BW	−3 dB				

SPECIFICATIONS

Table 3.

Parameter	Symbol	Test Conditions/Comments	Min	Typ[1]	Max	Unit
		R_{AB} = 10 kΩ		3		MHz
		R_{AB} = 100 kΩ		0.43		MHz
Total Harmonic Distortion	THD	V_{DD}/V_{SS} = ±2.5 V, V_A = 1 V rms, V_B = 0 V, f = 1 kHz				
		R_{AB} = 10 kΩ		−80		dB
		R_{AB} = 100 kΩ		−90		dB
Resistor Noise Density	e_{N_WB}	Code = half scale, T_A = 25°C, f = 10 kHz				
		R_{AB} = 10 kΩ		7		nV/√Hz
		R_{AB} = 100 kΩ		20		nV/√Hz
V_W Settling Time	t_S	V_A = 5 V, V_B = 0 V, from zero scale to full scale, ±0.5 LSB error band				
		R_{AB} = 10 kΩ		2		μs
		R_{AB} = 100 kΩ		12		μs
Crosstalk (C_{W1}/C_{W2})	C_T	R_{AB} = 10 kΩ		10		nV-sec
		R_{AB} = 100 kΩ		25		nV-sec
Analog Crosstalk	C_{TA}			−90		dB
Endurance[10]		T_A = 25°C		1		Mcycles
			100			kcycles
Data Retention[11, 12]				50		Years

[1] Typical values represent average readings at 25°C, V_{DD} = 5 V, and V_{SS} = 0 V.

[2] Resistor integral nonlinearity (R-INL) error is the deviation from an ideal value measured between the maximum resistance and the minimum resistance wiper positions. R-DNL measures the relative step change from ideal between successive tap positions. The maximum wiper current is limited to (0.7 × V_{DD})/R_{AB}.

[3] Guaranteed by design and characterization, not subject to production test.

[4] INL and DNL are measured at V_{WB} with the RDAC configured as a potentiometer divider similar to a voltage output DAC. V_A = V_{DD} and V_B = 0 V. DNL specification limits of ±1 LSB maximum are guaranteed monotonic operating conditions.

[5] Resistor Terminal A, Resistor Terminal B, and Resistor Terminal W have no limitations on polarity with respect to each other. Dual-supply operation enables ground referenced bipolar signal adjustment.

[6] Different from operating current; supply current for EEPROM program lasts approximately 30 ms.

[7] Different from operating current; supply current for EEPROM read lasts approximately 20 μs.

[8] P_{DISS} is calculated from (I_{DD} × V_{DD}).

[9] All dynamic characteristics use V_{DD}/V_{SS} = ±2.5 V.

[10] Endurance is qualified to 100,000 cycles per JEDEC Standard 22, Method A117 and measured at −40°C to +125°C.

[11] Retention lifetime equivalent at junction temperature (T_J) = 125°C per JEDEC Standard 22, Method A117. Retention lifetime, based on an activation energy of 1 eV, derates with junction temperature in the Flash/EE memory.

[12] 50 years applies to an endurance of 1k cycles. An endurance of 100k cycles have an equivalent retention lifetime of 5 years.

INTERFACE TIMING SPECIFICATIONS

V_{DD} = 2.3 V to 5.5 V; all specifications T_{MIN} to T_{MAX}, unless otherwise noted.

Table 4. I²C Interface

Parameter[1]	Test Conditions/Comments	Min	Typ	Max	Unit	Description
f_{SCL}[2]	Standard mode			100	kHz	Serial clock frequency
	Fast mode			400	kHz	
t_1	Standard mode	4.0			μs	SCL high time, t_{HIGH}
	Fast mode	0.6			μs	
t_2	Standard mode	4.7			μs	SCL low time, t_{LOW}

SPECIFICATIONS

Table 4. I²C Interface

Parameter[1]	Test Conditions/Comments	Min	Typ	Max	Unit	Description
	Fast mode	1.3			µs	
t_3	Standard mode	250			ns	Data setup time, $t_{SU; DAT}$
	Fast mode	100			ns	
t_4	Standard mode	0		3.45	µs	Data hold time, $t_{HD; DAT}$
	Fast mode	0		0.9	µs	
t_5	Standard mode	4.7			µs	Setup time for a repeated start condition, $t_{SU; STA}$
	Fast mode	0.6			µs	
t_6	Standard mode	4			µs	Hold time (repeated) for a start condition, $t_{HD; STA}$
	Fast mode	0.6			µs	
t_7	Standard mode	4.7			µs	Bus free time between a stop and a start condition, t_{BUF}
	Fast mode	1.3			µs	
t_8	Standard mode	4			µs	Setup time for a stop condition, $t_{SU; STO}$
	Fast mode	0.6			µs	
t_9	Standard mode			1000	ns	Rise time of SDA signal, t_{RDA}
	Fast mode	$20 + 0.1\ C_L$		300	ns	
t_{10}	Standard mode			300	ns	Fall time of SDA signal, t_{FDA}
	Fast mode	$20 + 0.1\ C_L$		300	ns	
t_{11}	Standard mode			1000	ns	Rise time of SCL signal, t_{RCL}
	Fast mode	$20 + 0.1\ C_L$		300	ns	
t_{11A}	Standard mode			1000	ns	Rise time of SCL signal after a repeated start condition and after an acknowledge bit, t_{RCL1} (not shown in Figure 3)
	Fast mode	$20 + 0.1\ C_L$		300	ns	
t_{12}	Standard mode			300	ns	Fall time of SCL signal, t_{FCL}
	Fast mode	$20 + 0.1\ C_L$		300	ns	
t_{SP}[3]	Fast mode	0		50	ns	Pulse width of suppressed spike (not shown in Figure 3)
$t_{EEPROM\_PROGRAM}$[4]			15	50	ms	Memory program time (not shown in Figure 3)
$t_{EEPROM\_READBACK}$			7	30	µs	Memory readback time (not shown in Figure 3)
t_{POWER_UP}[5]				75	µs	Power-on EEPROM restore time (not shown in Figure 3)
t_{RESET}			30		µs	Reset EEPROM restore time (not shown in Figure 3)

[1] Maximum bus capacitance is limited to 400 pF.

[2] The SDA and SCL timing is measured with the input filters enabled. Switching off the input filters improves the transfer rate; however, it has a negative effect on the EMC behavior of the device.

[3] Input filtering on the SCL and SDA inputs suppresses noise spikes that are less than 50 ns for fast mode.

[4] EEPROM program time depends on the temperature and EEPROM write cycles. Higher timing is expected at lower temperatures and higher write cycles.

[5] Maximum time after $V_{DD} − V_{SS}$ is equal to 2.3 V.

## SHIFT REGISTER AND TIMING DIAGRAMS

*Figure 2. Input Shift Register Contents*

SPECIFICATIONS

Figure 3. I²C Serial Interface Timing Diagram (Typical Write Sequence)

ABSOLUTE MAXIMUM RATINGS

T_A = 25°C, unless otherwise noted.

Table 5.

Parameter	Rating
V_{DD} to GND	−0.3 V to +7.0 V
V_{SS} to GND	+0.3 V to −7.0 V
V_{DD} to V_{SS}	7 V
V_A, V_W, V_B to GND	V_{SS} − 0.3 V, V_{DD} + 0.3 V or +7.0 V (whichever is less)
I_A, I_W, I_B	
Pulsed[1]	
Frequency > 10 kHz	
R_{AW} = 10 kΩ[2]	±6 mA/d
R_{AW} = 100 kΩ[2]	±1.5 mA/d
Frequency ≤ 10 kHz	
R_{AW} = 10 kΩ[2]	±6 mA/√d
R_{AW} = 100 kΩ[2]	±1.5 mA/√d
Digital Inputs	−0.3 V to V_{DD} + 0.3 V or +7 V (whichever is less)
Operating Temperature Range, T_A[3]	−40°C to +125°C
Maximum Junction Temperature, T_J Maximum	150°C
Storage Temperature Range	−65°C to +150°C
Reflow Soldering	
Peak Temperature	260°C
Time at Peak Temperature	20 sec to 40 sec
Package Power Dissipation	$(T_J \, max − T_A)/\theta_{JA}$
FICDM	1.5 kV

[1] Maximum terminal current is bounded by the maximum current handling of the switches, maximum power dissipation of the package, and maximum applied voltage across any two of the A, B, and W terminals at a given resistance.

[2] d = pulse duty factor.

[3] Includes programming of EEPROM memory.

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

THERMAL RESISTANCE

θ_{JA} is defined by the JEDEC JESD51 standard, and the value is dependent on the test board and test environment.

Table 6. Thermal Resistance

Package Type	θ_{JA}	θ_{JC}	Unit
16-Lead LFCSP	89.5[1]	3	°C/W

[1] JEDEC 2S2P test board, still air (0 m/sec airflow).

ESD CAUTION

ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS

Figure 4. Pin Configuration

Table 7. Pin Function Descriptions

Pin No.	Mnemonic	Description
1	A1	Terminal A of RDAC1. $V_{SS} \leq V_A \leq V_{DD}$.
2	W1	Wiper Terminal of RDAC1. $V_{SS} \leq V_W \leq V_{DD}$.
3	B1	Terminal B of RDAC1. $V_{SS} \leq V_B \leq V_{DD}$.
4	W3	Wiper Terminal of RDAC3. $V_{SS} \leq V_W \leq V_{DD}$.
5	B3	Terminal B of RDAC3. $V_{SS} \leq V_B \leq V_{DD}$.
6	V_{SS}	Negative Power Supply. Decouple this pin with 0.1 µF ceramic capacitors and 10 µF capacitors.
7	A2	Terminal A of RDAC2. $V_{SS} \leq V_A \leq V_{DD}$.
8	W2	Wiper Terminal of RDAC2. $V_{SS} \leq V_W \leq V_{DD}$.
9	B2	Terminal B of RDAC2. $V_{SS} \leq V_B \leq V_{DD}$.
10	W4	Wiper Terminal of RDAC4. $V_{SS} \leq V_W \leq V_{DD}$.
11	B4	Terminal B of RDAC4. $V_{SS} \leq V_B \leq V_{DD}$.
12	V_{DD}	Positive Power Supply. Decouple this pin with 0.1 µF ceramic capacitors and 10 µF capacitors.
13	SCL	Serial Clock Line. Data is clocked in at the logic low transition.
14	SDA	Serial Data Input/Output.
15	ADDR	Programmable Address for Multiple Package Decoding.
16	GND	Ground Pin, Logic Ground Reference.
	EPAD	Internally Connect the Exposed Paddle to V_{SS}.

TYPICAL PERFORMANCE CHARACTERISTICS

Figure 5. R-INL vs. Code (AD5143)

Figure 6. R-INL vs. Code (AD5123)

Figure 7. INL vs. Code (AD5143)

Figure 8. R-DNL vs. Code (AD5143)

Figure 9. R-DNL vs. Code (AD5123)

Figure 10. DNL vs. Code (AD5143)

## TYPICAL PERFORMANCE CHARACTERISTICS


Figure 11. INL vs. Code (AD5123)

Figure 14. DNL vs. Code (AD5123)


Figure 12. Potentiometer Mode Temperature Coefficient (($\Delta V_W/V_W$)/$\Delta T \times 10^6$) vs. Code

Figure 15. Rheostat Mode Temperature Coefficient (($\Delta R_{WB}/R_{WB}$)/$\Delta T \times 10^6$) vs. Code


Figure 13. Supply Current vs. Temperature

Figure 16. I_{DD} Current vs. Digital Input Voltage

## TYPICAL PERFORMANCE CHARACTERISTICS

Figure 17. 10 kΩ Gain vs. Frequency and Code


Figure 20. 100 kΩ Gain vs. Frequency and Code

Figure 18. Total Harmonic Distortion Plus Noise (THD + N) vs. Frequency

Figure 21. Total Harmonic Distortion Plus Noise (THD + N) vs. Amplitude

Figure 19. Normalized Phase Flatness vs. Frequency, R_{AB} = 10 kΩ

Figure 22. Normalized Phase Flatness vs. Frequency, R_{AB} = 100 kΩ

TYPICAL PERFORMANCE CHARACTERISTICS

Figure 23. Incremental Wiper On Resistance vs. Positive Power Supply (V_DD)

Figure 26. Resistor Lifetime Drift

Figure 24. Maximum Bandwidth vs. Code and Net Capacitance

Figure 27. Power Supply Rejection Ratio (PSRR) vs. Frequency

Figure 25. Maximum Transition Glitch

Figure 28. Digital Feedthrough

TYPICAL PERFORMANCE CHARACTERISTICS

Figure 29. Shutdown Isolation vs. Frequency

Figure 30. Theoretical Maximum Current vs. Code

TEST CIRCUITS

Figure 31 to Figure 35 define the test conditions used in the Specifications section.

Figure 31. Resistor Integral Nonlinearity Error (Rheostat Operation; R-INL, R-DNL)

Figure 32. Potentiometer Divider Nonlinearity Error (INL, DNL)

Figure 33. Wiper Resistance

Figure 34. Power Supply Sensitivity and Power Supply Rejection Ratio (PSS, PSRR)

Figure 35. Incremental On Resistance

THEORY OF OPERATION

The AD5123/AD5143 digital programmable potentiometers are designed to operate as true variable resistors for analog signals within the terminal voltage range of $V_{SS} < V_{TERM} < V_{DD}$. The resistor wiper position is determined by the RDAC register contents. The RDAC register acts as a scratchpad register that allows unlimited changes of resistance settings. A secondary register (the input register) can preload the RDAC register data.

The RDAC register can be programmed with any position setting using the I²C interface (depending on the model). When a desirable wiper position is found, this value can be stored in the EEPROM memory. Thereafter, the wiper position is always restored to that position for subsequent power-ups. The storing of EEPROM data takes approximately 15 ms; during this time, the device is locked and does not acknowledge any new command, preventing any changes from taking place.

RDAC REGISTER AND EEPROM

The RDAC register directly controls the position of the digital potentiometer wiper. For example, when the RDAC register is loaded with

0x80 (AD5143, 256 taps), the wiper is connected to half scale of the variable resistor. The RDAC register is a standard logic register; there is no restriction on the number of changes allowed.

It is possible to both write to and read from the RDAC register using the digital interface (see Table 8).

The contents of the RDAC register can be stored to the EEPROM using Command 9 (see Table 8). Thereafter, the RDAC register always sets at that position for any future on off on power supply sequence. It is possible to read back data saved into the EEPROM with Command 3 (see Table 8).

Alternatively, the EEPROM can be written to independently using Command 11 (see Table 11).

Table 8. Reduced Commands Operation Truth Table

Command Number	Control Bits[DB15:DB12]				Address Bits[DB11:DB8][1]				Data Bits[DB7:DB0][1]								Operation
	C3	C2	C1	C0	A3	A2	A1	A0	D7	D6	D5	D4	D3	D2	D1	D0	
0	0	0	0	0	X	X	X	X	X	X	X	X	X	X	X	X	NOP: do nothing
1	0	0	0	1	0	0	A1	A0	D7	D6	D5	D4	D3	D2	D1	D0	Write contents of serial register data to RDAC
2	0	0	1	0	0	0	A1	A0	D7	D6	D5	D4	D3	D2	D1	D0	Write contents of serial register data to input register
3	0	0	1	1	0	0	A1	A0	X	X	X	X	X	X	D1	D0	Read back contents
9	0	1	1	1	0	0	A1	A0	X	X	X	X	X	X	X	1	Copy RDAC register to EEPROM
10	0	1	1	1	0	0	A1	A0	X	X	X	X	X	X	X	0	Copy EEPROM into RDAC
14	1	0	1	1	X	X	X	X	X	X	X	X	X	X	X	X	Software reset
15	1	1	0	0	A3	A2	A1	A0	X	X	X	X	X	X	X	D0	Software shutdown

Command 3 additional detail:

D1	D0	Data
0	1	EEPROM
1	1	RDAC

Command 15 additional detail:

D0	Condition
0	Normal mode
1	Shutdown mode

[1] X means don't care.

Table 9. Reduced Address Bits Table

A3	A2	A1	A0	Channel	Stored Channel Memory
1	X[1]	X[1]	X[1]	All channels	Not applicable
0	0	0	0	RDAC1	RDAC1
0	0	0	1	RDAC2	RDAC2
0	0	1	0	RDAC3	RDAC3
0	0	1	1	RDAC4	RDAC4

[1] X means don't care.

THEORY OF OPERATION

INPUT SHIFT REGISTER

For the AD5123/AD5143, the input shift register is 16 bits wide, as shown in Figure 2. The 16-bit word consists of four control bits, followed by four address bits and by eight data bits.

If the AD5123 RDAC or EEPROM registers are read from or written to, the lowest data bit (Bit 0) is ignored.

Data is loaded MSB first (Bit 15). The four control bits determine the function of the software command, as listed in Table 8 and Table 11.

I²C SERIAL DATA INTERFACE

The AD5123/AD5143 have 2-wire, I²C-compatible serial interfaces. These devices can be connected to an I²C bus as a slave device, under the control of a master device. See Figure 3 for a timing diagram of a typical write sequence.

The AD5123/AD5143 support standard (100 kHz) and fast (400 kHz) data transfer modes. Support is not provided for 10-bit addressing and general call addressing.

The 2-wire serial bus protocol operates as follows:

1. The master initiates a data transfer by establishing a start condition, which is when a high-to-low transition on the SDA line occurs while SCL is high. The following byte is the address byte, which consists of the 7-bit slave address and an R/$\overline{W}$ bit. The slave device corresponding to the transmitted address responds by pulling SDA low during the ninth clock pulse (this is called the acknowledge bit). At this stage, all other devices on the bus remain idle while the selected device waits for data to be written to, or read from, the shift register.
   If the R/$\overline{W}$ bit is set high, the master reads from the slave device. However, if the R/$\overline{W}$ bit is set low, the master writes to the slave device.

2. Data is transmitted over the serial bus in sequences of nine clock pulses (eight data bits followed by an acknowledge bit). The transitions on the SDA line must occur during the low period of SCL and remain stable during the high period of SCL.

3. When all data bits have been read from or written to, a stop condition is established. In write mode, the master pulls the SDA line high during the tenth clock pulse to establish a stop condition. In read mode, the master issues a no acknowledge for the ninth clock pulse (that is, the SDA line remains high). The master then brings the SDA line low before the tenth clock pulse, and then high again during the tenth clock pulse to establish a stop condition.

I²C ADDRESS

The facility to make hardwired changes to ADDR allows the user to incorporate up to three of these devices on one bus as outlined in Table 10.

Table 10. I²C Address Selection

ADDR Pin	7-Bit I²C Device Address
V_DD	0101000
No connect[1]	0101010
GND	0101011

[1] Not available in bipolar mode (VSS < 0 V).

ADVANCED CONTROL MODES

The AD5123/AD5143 digital potentiometers include a set of user programming features to address the wide number of applications for these universal adjustment devices (see Table 11 and Table 13).

Key programming features include the following:

▶ Input register
▶ Linear gain setting mode
▶ Low wiper resistance feature
▶ Linear increment and decrement instructions
▶ ±6 dB increment and decrement instructions
▶ Burst mode (I²C only)
▶ Reset
▶ Shutdown mode

Table 11. Advance Commands Operation Truth Table

Command Number	Control Bits[DB15:DB12]				Address Bits[DB11:DB8][1]				Data Bits[DB7:DB0][1]								Operation
	C3	C2	C1	C0	A3	A2	A1	A0	D7	D6	D5	D4	D3	D2	D1	D0	
0	0	0	0	0	X	X	X	X	X	X	X	X	X	X	X	X	NOP: do nothing
1	0	0	0	1	A3	A2	A1	A0	D7	D6	D5	D4	D3	D2	D1	D0	Write contents of serial register data to RDAC
2	0	0	1	0	A3	A2	A1	A0	D7	D6	D5	D4	D3	D2	D1	D0	Write contents of serial register data to input register
3	0	0	1	1	X	A2	A1	A0	X	X	X	X	X	X	D1	D0	Read back contents

D1	D0	Data
0	0	Input register
0	1	EEPROM
1	0	Control register
1	1	RDAC

Command Number	Control Bits[DB15:DB12]				Address Bits[DB11:DB8][1]				Data Bits[DB7:DB0][1]								Operation
4	0	1	0	0	A3	A2	A1	A0	X	X	X	X	X	X	X	1	Linear RDAC increment

THEORY OF OPERATION

Table 11. Advance Commands Operation Truth Table

Command Number	Control Bits[DB15:DB12]				Address Bits[DB11:DB8][1]				Data Bits[DB7:DB0][1]								Operation
	C3	C2	C1	C0	A3	A2	A1	A0	D7	D6	D5	D4	D3	D2	D1	D0	
5	0	1	0	0	A3	A2	A1	A0	X	X	X	X	X	X	X	0	Linear RDAC decrement
6	0	1	0	1	A3	A2	A1	A0	X	X	X	X	X	X	X	1	+6 dB RDAC increment
7	0	1	0	1	A3	A2	A1	A0	X	X	X	X	X	X	X	0	−6 dB RDAC decrement
8	0	1	1	0	A3	A2	A1	A0	X	X	X	X	X	X	X	X	Copy input register to RDAC (software LRDAC)
9	0	1	1	1	0	0	A1	A0	X	X	X	X	X	X	X	1	Copy RDAC register to EEPROM
10	0	1	1	1	0	0	A1	A0	X	X	X	X	X	X	X	0	Copy EEPROM into RDAC
11	1	0	0	0	0	0	A1	A0	D7	D6	D5	D4	D3	D2	D1	D0	Write contents of serial register data to EEPROM
12	1	0	0	1	A3	A2	A1	A0	1	X	X	X	X	X	X	D0	Top scale D0 = 0; normal mode D0 = 1; shutdown mode
13	1	0	0	1	A3	A2	A1	A0	0	X	X	X	X	X	X	D0	Bottom scale D0 = 1; enter D0 = 0; exit
14	1	0	1	1	X	X	X	X	X	X	X	X	X	X	X	X	Software reset
15	1	1	0	0	A3	A2	A1	A0	X	X	X	X	X	X	X	D0	Software shutdown D0 = 0; normal mode D0 = 1; device placed in shutdown mode
16	1	1	0	1	X	X	X	X	X	X	X	X	D3	D2	D1	D0	Copy serial register data to control register

[1] X means don't care.

Table 12. Address Bits

A3	A2	A1	A0	Potentiometer Mode		Linear Gain Setting Mode		Stored RDAC Memory
				Input Register	RDAC Register	Input Register	RDAC Register	
1	X[1]	X[1]	X[1]	All channels	All channels	All channels	All channels	Not applicable
0	0	0	0	RDAC1	RDAC1	R_{WB1}	R_{WB1}	RDAC1
0	1	0	0	Not applicable	Not applicable	R_{AW1}	R_{AW1}	Not applicable
0	0	0	1	RDAC2	RDAC2	R_{WB2}	R_{WB2}	RDAC2
0	1	0	1	Not applicable	Not applicable	R_{AW2}	R_{AW2}	Not applicable
0	0	1	0	RDAC3	RDAC3	R_{WB3}	R_{WB3}	RDAC3
0	1	1	0	Not applicable	Not applicable	R_{AW3}	R_{AW3}	Not applicable
0	0	1	1	RDAC4	RDAC4	R_{WB4}	R_{WB4}	RDAC4
0	1	1	1	Not applicable	Not applicable	R_{AW4}	R_{AW4}	Not applicable

[1] X means don't care.

Table 13. Control Register Bit Descriptions

Bit Name	Description
D0	RDAC register write protect 0 = wiper position frozen to value in EEPROM memory 1 = allows update of wiper position through digital interface (default)
D1	EEPROM program enable 0 = EEPROM program disabled 1 = enables device for EEPROM program (default)

THEORY OF OPERATION

Table 13. Control Register Bit Descriptions

Bit Name	Description
D2	Linear setting mode/potentiometer mode
	0 = potentiometer mode (default)
	1 = linear gain setting mode
D3	Burst mode
	0 = disabled (default)
	1 = enabled (no disable after stop or repeat start condition)

Input Register

The AD5123/AD5143 include one input register per RDAC register. These registers allow preloading of the value for the associated RDAC register. These registers can be written to using Command 2 and read back using Command 3 (see Table 11).

This feature allows a synchronous and asynchronous update of one or all of the RDAC registers at the same time.

The transfer from the input register to the RDAC register is done synchronously by Command 8 (see Table 11).

If new data is loaded in an RDAC register, this RDAC register automatically overwrites the associated input register.

Linear Gain Setting Mode

The patented architecture of the AD5123/AD5143 allows the independent control of each string resistor, R_{AW}, and R_{WB}. To enable linear gain setting mode, use Command 16 (see Table 11) to set Bit D2 of the control register (see Table 13).

This mode of operation can control the potentiometer as two independent rheostats connected at a single point, W terminal, as opposed to potentiometer mode where each resistor is complementary, $R_{AW} = R_{AB} - R_{WB}$.

This mode enables a second input and an RDAC register per channel, as shown in Table 12; however, the actual RDAC contents remain unchanged. The same operations are valid for potentiometer and linear setting gain modes. The devices restore in potentiometer mode after a reset or power-up.

Low Wiper Resistance Feature

The AD5123/AD5143 include two commands to reduce the wiper resistance between the terminals when the devices achieve full scale or zero scale. These extra positions are called bottom scale, BS, and top scale, TS. The resistance between Terminal A and Terminal W at top scale is specified as R_{TS}. Similarly, the bottom scale resistance between Terminal B and Terminal W is specified as R_{BS}.

The contents of the RDAC registers are unchanged by entering in these positions. There are three ways to exit from top scale and bottom scale: by using Command 12 or Command 13 (see Table 11); by loading new data in an RDAC register, which includes

increment/decrement operations; or by entering shutdown mode, Command 15 (see Table 11).

Table 14 and Table 15 show the truth tables for the top scale position and the bottom scale position, respectively, when the potentiometer or linear gain setting mode is enabled.

Table 14. Top Scale Truth Table

Linear Gain Setting Mode		Potentiometer Mode	
R_{AW}	R_{WB}	R_{AW}	R_{WB}
R_{AB}	R_{AB}	R_{TS}	R_{AB}

Table 15. Bottom Scale Truth Table

Linear Gain Setting Mode		Potentiometer Mode	
R_{AW}	R_{WB}	R_{AW}	R_{WB}
R_{TS}	R_{BS}	R_{AB}	R_{BS}

Linear Increment and Decrement Instructions

The increment and decrement commands (Command 4 and Command 5 in Table 11) are useful for linear step adjustment applications. These commands simplify microcontroller software coding by allowing the controller to send an increment or decrement command to the device. The adjustment can be individual or in a ganged potentiometer arrangement, where all wiper positions are changed at the same time.

For an increment command, executing Command 4 automatically moves the wiper to the next resistance RDAC position. This command can be executed in a single channel or multiple channels.

±6 dB Increment and Decrement Instructions

Two programming instructions produce logarithmic taper increment or decrement of the wiper position control by an individual potentiometer or by a ganged potentiometer arrangement where all RDAC register positions are changed simultaneously. The +6 dB increment is activated by Command 6, and the −6 dB decrement is activated by Command 7 (see Table 11). For example, starting with the zero-scale position and executing Command 6 ten times moves the wiper in 6 dB steps to the full-scale position. When the wiper position is near the maximum setting, the last 6 dB increment instruction causes the wiper to go to the full-scale position (see Table 16).

Incrementing the wiper position by +6 dB essentially doubles the RDAC register value, whereas decrementing the wiper position by

THEORY OF OPERATION

−6 dB halves the register value. Internally, the AD5123/AD5143 use shift registers to shift the bits left and right to achieve a ±6 dB increment or decrement. These functions are useful for various audio/video level adjustments, especially for white LED brightness settings in which human visual responses are more sensitive to large adjustments than to small adjustments.

Table 16. Detailed Left Shift and Right Shift Functions for the ±6 dB Step Increment and Decrement

Left Shift (+6 dB/Step)	Right Shift (−6 dB/Step)
0000 0000	1111 1111
0000 0001	0111 1111
0000 0010	0011 1111
0000 0100	0001 1111
0000 1000	0000 1111
0001 0000	0000 0111
0010 0000	0000 0011
0100 0000	0000 0001
1000 0000	0000 0000
1111 1111	0000 0000

Burst Mode

By enabling the burst mode, multiple data bytes can be sent to the device consecutively. After the command byte, the device interprets the consecutive bytes as data bytes for the command.

A new command can be sent by generating a repeat start or by a stop and start condition.

The burst mode is activated by setting Bit D3 of the control register (see Table 13).

Reset

The AD5123/AD5143 can be reset through software by executing Command 14 (see Table 11). The reset command loads the RDAC registers with the contents of the EEPROM and takes approximately 30 μs. The EEPROM is preloaded to midscale at the factory, and initial power-up is, accordingly, at midscale.

Shutdown Mode

The AD5123/AD5143 can be placed in shutdown mode by executing the software shutdown command, Command 15 (see Table 11), and setting the LSB (D0) to 1. This feature places the RDAC in a zero power consumption state where the device operates in potentiometer mode, Terminal A is open-circuited, and the wiper, Terminal W, is connected to Terminal B; however, a finite wiper resistance of 40 Ω is present. When the device is configured in linear gain setting mode, the resistor addressed, R_{AW} or R_{WB}, is internally place at high impedance. Table 17 shows the truth table depending on the device operating mode. The contents of the RDAC register are unchanged by entering shutdown mode. However, all commands listed in Table 11 are supported while in

shutdown mode. Execute Command 15 (see Table 11) and set the LSB (D0) to 0 to exit shutdown mode.

Table 17. Truth Table for Shutdown Mode

Linear Gain Setting Mode		Potentiometer Mode	
R_{AW}	R_{WB}	R_{AW}	R_{WB}
High impedance	High impedance	High impedance	R_{BS}

EEPROM OR RDAC REGISTER PROTECTION

The EEPROM and RDAC registers can be protected by disabling any update to these registers. This can be done by using software or by using hardware. If these registers are protected by software, set Bit D0 and/or Bit D1 (see Table 13), which protects the RDAC and EEPROM registers independently.

When RDAC is protected, the only operation allowed is to copy the EEPROM into the RDAC register.

RDAC ARCHITECTURE

To achieve optimum performance, Analog Devices, Inc., has patented the RDAC segmentation architecture for all the digital potentiometers. In particular, the AD5123/AD5143 employ a three-stage segmentation approach, as shown in Figure 36. The AD5123/AD5143 wiper switch is designed with the transmission gate CMOS topology and with the gate voltage derived from V_{DD} and V_{SS}.


Figure 36. AD5123/AD5143 Simplified RDAC Circuit

Top Scale/Bottom Scale Architecture

In addition, the AD5123/AD5143 include new positions to reduce the resistance between terminals. These positions are called bottom scale and top scale. At bottom scale, the typical wiper resistance decreases from 130 Ω to 60 Ω (R_{AB} = 100 kΩ). At top scale, the resistance between Terminal A and Terminal W is decreased by 1 LSB, and the total resistance is reduced to 60 Ω (R_{AB} = 100 kΩ).

THEORY OF OPERATION

PROGRAMMING THE VARIABLE RESISTOR

Rheostat Operation—±8% Resistor Tolerance

The AD5123/AD5143 operate in rheostat mode when only two terminals are used as a variable resistor. The unused terminal can be floating, or it can be tied to Terminal W, as shown in Figure 37.


Figure 37. Rheostat Mode Configuration

The nominal resistance between Terminal A and Terminal B, R_{AB}, is 10 kΩ or 100 kΩ, and has 128/256 tap points accessed by the wiper terminal. The 7-bit/8-bit data in the RDAC latch is decoded to select one of the 128/256 possible wiper settings. The general equations for determining the digitally programmed output resistance between Terminal W and Terminal B are

AD5123:

$$R_{WB}(D) = \frac{D}{128} \times R_{AB} + R_W \quad \text{From 0x00 to 0x7F} \quad (1)$$

AD5143:

$$R_{WB}(D) = \frac{D}{256} \times R_{AB} + R_W \quad \text{From 0x00 to 0xFF} \quad (2)$$

where:
D is the decimal equivalent of the binary code in the 7-bit/8-bit RDAC register.
R_{AB} is the end to end resistance.
R_W is the wiper resistance.

In potentiometer mode, similar to the mechanical potentiometer, the resistance between Terminal W and Terminal A also produces a digitally controlled complementary resistance, R_{WA}. R_{WA} also gives a maximum of 8% absolute. R_{WA} starts at the maximum resistance value and decreases as the data loaded into the latch increases. The general equations for this operation are

AD5123:

$$R_{AW}(D) = \frac{128 - D}{128} \times R_{AB} + R_W \quad \text{From 0x00 to 0x7F} \quad (3)$$

AD5143:

$$R_{AW}(D) = \frac{256 - D}{256} \times R_{AB} + R_W \quad \text{From 0x00 to 0xFF} \quad (4)$$

where:
D is the decimal equivalent of the binary code in the 7-bit/8-bit RDAC register.
R_{AB} is the end to end resistance.
R_W is the wiper resistance.

If the device is configured in linear gain setting mode, the resistance between Terminal W and Terminal A is directly proportional

to the code loaded in the associate RDAC register. The general equations for this operation are

AD5123:

$$R_{AW}(D) = \frac{D}{128} \times R_{AB} + R_W \quad \text{From 0x00 to 0x7F} \quad (5)$$

AD5123:

$$R_{AW}(D) = \frac{D}{256} \times R_{AB} + R_W \quad \text{From 0x00 to 0xFF} \quad (6)$$

where:
D is the decimal equivalent of the binary code in the 7-bit/8-bit RDAC register.
R_{AB} is the end to end resistance.
R_W is the wiper resistance.

In the bottom scale condition or top scale condition, a finite total wiper resistance of 40 Ω is present. Regardless of which setting the device is operating in, limit the current between Terminal A to Terminal B, Terminal W to Terminal A, and Terminal W to Terminal B, to the maximum continuous current of ±6 mA or to the pulse current specified in Table 5. Otherwise, degradation or possible destruction of the internal switch contact can occur.

PROGRAMMING THE POTENTIOMETER DIVIDER

Voltage Output Operation

The digital potentiometer easily generates a voltage divider at wiper-to-B and wiper-to-A that is proportional to the input voltage at A to B, as shown in Figure 38.


Figure 38. Potentiometer Mode Configuration

Connecting Terminal A to 5 V and Terminal B to ground produces an output voltage at the Wiper W to Terminal B ranging from 0 V to 5 V. The general equation defining the output voltage at V_W with respect to ground for any valid input voltage applied to Terminal A and Terminal B is

$$V_W(D) = \frac{R_{WB}(D)}{R_{AB}} \times V_A + \frac{R_{AW}(D)}{R_{AB}} \times V_B \quad (7)$$

where:
$R_{WB}(D)$ can be obtained from Equation 1 and Equation 2.
$R_{AW}(D)$ can be obtained from Equation 3 and Equation 4.

Operation of the digital potentiometer in the divider mode results in a more accurate operation over temperature. Unlike the rheostat mode, the output voltage is dependent mainly on the ratio of the internal resistors, R_{AW} and R_{WB}, and not the absolute values. Therefore, the temperature drift reduces to 5 ppm/°C.

THEORY OF OPERATION

TERMINAL VOLTAGE OPERATING RANGE

The AD5123/AD5143 are designed with internal ESD diodes for protection. These diodes also set the voltage boundary of the terminal operating voltages. Positive signals present on Terminal A, Terminal B, or Terminal W that exceed V_{DD} are clamped by the forward-biased diode. There is no polarity constraint between V_A, V_W, and V_B, but they cannot be higher than V_{DD} or lower than V_{SS}.


Figure 39. Maximum Terminal Voltages Set by V_{DD} and V_{SS}

POWER-UP SEQUENCE

Because there are diodes to limit the voltage compliance at Terminal A, Terminal B, and Terminal W (see Figure 39), it is important to power up V_{DD} first before applying any voltage to Terminal A, Terminal B, and Terminal W. Otherwise, the diode is forward-biased such that V_{DD} is powered unintentionally. The ideal power-up sequence is V_{SS}, V_{DD}, digital inputs, and V_A, V_B, and V_W. The order of powering V_A, V_B, V_W, and digital inputs is not important as long as they are powered after V_{SS} and V_{DD}. Regardless of the power-up sequence and the ramp rates of the power supplies, once V_{DD} is powered, the power-on preset activates, which restores EEPROM values to the RDAC registers.

LAYOUT AND POWER SUPPLY BIASING

It is always a good practice to use a compact, minimum lead length layout design. Ensure that the leads to the input are as direct as possible with a minimum conductor length. Ground paths must have low resistance and low inductance. It is also good practice to bypass the power supplies with quality capacitors. Apply low equivalent series resistance (ESR) 1 µF to 10 µF tantalum or electrolytic capacitors at the supplies to minimize any transient disturbance and to filter low frequency ripple. Figure 40 illustrates the basic supply bypassing configuration for the AD5123/AD5143.


Figure 40. Power Supply Bypassing

OUTLINE DIMENSIONS

Figure 41. 16-Lead Lead Frame Chip Scale Package [LFCSP]
3 mm × 3 mm Body and 0.75 mm Package Height
(CP-16-22)
Dimensions shown in millimeter

Updated: October 12, 2021

ORDERING GUIDE

Model[1]	Temperature Range	Package Description	Packing Quantity	Package Option	Marking Code
AD5123BCPZ100-RL7	-40°C to +125°C	16-Lead LFCSP (3mm x 3mm w/ EP)	Reel, 1500	CP-16-22	DH0
AD5123BCPZ10-RL7	-40°C to +125°C	16-Lead LFCSP (3mm x 3mm w/ EP)	Reel, 1500	CP-16-22	DGZ
AD5143BCPZ100-RL7	-40°C to +125°C	16-Lead LFCSP (3mm x 3mm w/ EP)	Reel, 1500	CP-16-22	DKR
AD5143BCPZ10-RL7	-40°C to +125°C	16-Lead LFCSP (3mm x 3mm w/ EP)	Reel, 1500	CP-16-22	DKR

[1] Z = RoHS Compliant Part.

R_{AB} (KΩ), RESOLUTION, AND INTERFACE OPTIONS

Model[1]	R_{AB} (kΩ)	Resolution	Interface
AD5123BCPZ100-RL7	100	128	I[2]C
AD5123BCPZ10-RL7	10	128	I[2]C
AD5143BCPZ100-RL7	100	256	I[2]C
AD5143BCPZ10-RL7	10	256	I[2]C

[1] Z = RoHS Compliant Part.

EVALUATION BOARDS

Model[1]	Package Description
EVAL-AD5143DBZ	Evaluation Board

[1] The evaluation board is shipped with the 10 kΩ R_{AB} resistor option. However, the board is compatible with all of the available resistor value options.

I[2]C refers to a communications protocol originally developed by Philips Semiconductors (now NXP Semiconductors).

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

[Analog Devices Inc.]():
[AD5143BCPZ100-RL7]() [EVAL-AD5143DBZ]() [AD5143BCPZ10-RL7]()