- Qualified for Automotive Applications
- Low ON Resistance
- $25 \Omega$ Typical ( $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ )
- Fast Switching and Propagation Speeds
- Low OFF Leakage Current
- Wide Operating Temperature Range: $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$


## description/ordering information

The CD74HCT4066 contains four independent digitally controlled analog switches that use silicon-gate CMOS technology to achieve operation speeds similar to LSTTL, with the low power consumption of standard CMOS integrated circuits.

These switches feature the characteristic linear ON resistance of the metal-gate CD4066B. Each switch is turned on by a high-level voltage on its control input.

- Direct LSTTL Input Logic Compatibility: $\mathrm{V}_{\mathrm{IL}}=0.8 \mathrm{~V}$ Max, $\mathrm{V}_{\mathrm{IH}}=2 \mathrm{~V}$ Min
- CMOS Input Compatibility: $I_{I} \leq 1 \mu A$ at $V_{O L}$, $\mathrm{V}_{\mathrm{OH}}$


ORDERING INFORMATION ${ }^{\dagger}$

| $T_{\mathbf{A}}$ | PACKAGE $\ddagger$ |  | ORDERABLE <br> PART NUMBER§ | TOP-SIDE <br> MARKING |
| :---: | :--- | :--- | :--- | :--- |
|  | SOIC -M | Reel of 2500 | CD74HCT4066QM96Q1 | HCT4066Q |
|  | TSSOP - PW | Reel of 2000 | CD74HCT4066QPWRQ1 | HK4066Q |

$\dagger$ For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at http://www.ti.com.
$\ddagger$ Package drawings, thermal data, and symbolization are available at http://www.ti.com/packaging.
§ The suffix 96 denotes tape and reel.
FUNCTION TABLE

| INPUT <br> nE | SWITCH |
| :---: | :---: |
| L | Off |
| H | On |

$\mathrm{H}=$ High level
L = Low level

## logic diagram (positive logic)



## absolute maximum ratings over operating free-air temperature range (unless otherwise noted) ${ }^{\dagger}$

Supply voltage range, $\mathrm{V}_{\mathrm{CC}}$ (see Note 1) ..... -0.5 V to +7 V
Input clamp current, $\mathrm{I}_{\text {IK }}\left(\mathrm{V}_{\mathrm{I}}<-0.5 \mathrm{~V}\right.$ or $\left.\mathrm{V}_{1}>\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}\right)$ ..... $\pm 20 \mathrm{~mA}$
Output clamp current, $\mathrm{I}_{\mathrm{OK}}\left(\mathrm{V}_{\mathrm{O}}<-0.5 \mathrm{~V}\right.$ or $\left.\mathrm{V}_{\mathrm{O}}>\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}\right)$ ..... $\pm 20 \mathrm{~mA}$
Switch current, $\mathrm{I}_{\mathrm{O}}$ (see Note 2) $\left(\mathrm{V}_{\mathrm{O}}>-0.5 \mathrm{~V}\right.$ or $\mathrm{V}_{\mathrm{O}}<\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$ ) ..... $\pm 25 \mathrm{~mA}$
Output source or sink current per output pin, $\mathrm{I}_{\mathrm{O}}\left(\mathrm{V}_{\mathrm{O}}>-0.5 \mathrm{~V}\right.$ or $\left.\mathrm{V}_{\mathrm{O}}<\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}\right)$ ..... $\pm 25 \mathrm{~mA}$
Continuous current through $\mathrm{V}_{\mathrm{CC}}$ or GND ..... $\pm 50 \mathrm{~mA}$
Package thermal impedance, $\theta_{\mathrm{JA}}$ (see Note 3): D package ..... 86응
PW package ..... $113^{\circ} \mathrm{C} / \mathrm{W}$
Storage temperature range, $\mathrm{T}_{\text {stg }}$ ..... $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. All voltages referenced to GND unless otherwise specified.
2. In certain applications, the external load-resistor current may include both $\mathrm{V}_{\mathrm{CC}}$ and signal-line components. To avoid drawing $\mathrm{V}_{\mathrm{CC}}$ current when switch current flows into the transmission gate inputs (terminals 1, 4, 8, and 11), the voltage drop across the bidirectional switch must not exceed 0.6 V (calculated from $\mathrm{r}_{\mathrm{On}}$ values shown in the electrical characteristics table). No $\mathrm{V}_{\mathrm{CC}}$ current flows through $R_{L}$ if the switch current flows into terminals $2,3,9$, and 10.
3. The package thermal impedance is calculated in accordance with JESD 51-7.

## recommended operating conditions (see Note 4)

|  |  | MIN | MAX | UNIT |
| :--- | :--- | ---: | ---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage | 4.5 | 5.5 | V |
| $\mathrm{~V}_{\mathrm{IH}}$ | High-level input voltage | 2 |  | V |
| $\mathrm{~V}_{\mathrm{IL}}$ | Low-level input voltage |  | 0.8 | V |
| $\mathrm{~V}_{\mathrm{I}}$ | Input voltage | 0 | $\mathrm{~V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\mathrm{O}}$ | Output voltage | 0 | $\mathrm{~V}_{\mathrm{CC}}$ | V |
| $\mathrm{t}_{\mathrm{t}}$ | Input transition (rise and fall) time | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ | 0 | 500 |
| $\mathrm{~T}_{\mathrm{A}}$ | Operating free-air temperature | ns |  |  |

NOTES: 4. All unused inputs of the device must be held at $\mathrm{V}_{\mathrm{CC}}$ or GND to ensure proper device operation. Refer to the Tl application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | TEST CONDITIONS |  | $\mathrm{V}_{1}$ | $\mathrm{V}_{\mathrm{cc}}$ | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \\ \mathrm{TO} 125^{\circ} \mathrm{C} \end{gathered}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN |  | TYP | MAX | MIN | MAX |  |
| IIL | Any control |  |  | $\begin{gathered} \mathrm{V}_{\mathrm{CC}} \\ \text { or } \\ \text { GND } \end{gathered}$ | 5.5 V |  |  | $\pm 0.1$ |  | $\pm 1$ | $\mu \mathrm{A}$ |
| $\mathrm{I}_{1 Z}$ | $\mathrm{V}_{\text {IS }}=\mathrm{V}_{\text {CC }}$ or GND |  | $\mathrm{V}_{\mathrm{IL}}$ | 5.5 V |  |  | $\pm 0.1$ |  | $\pm 1$ | $\mu \mathrm{A}$ |
| $\mathrm{r}_{\text {on }}$ | $\mathrm{I}_{\mathrm{O}}=1 \mathrm{~mA},$ <br> See Figure 7 | $\mathrm{V}_{\text {IS }}=\mathrm{V}_{\text {CC }}$ or GND | $\mathrm{V}_{\mathrm{CC}}$ | 4.5 V |  | 25 | 80 |  | 128 | $\Omega$ |
|  |  | $\mathrm{V}_{\text {IS }}=\mathrm{V}_{\text {CC }}$ to GND | $\mathrm{V}_{\mathrm{CC}}$ | 4.5 V |  | 35 | 95 |  | 142 |  |
| $\Delta r_{\text {on }}$ | Between any two switches |  | $\mathrm{V}_{\mathrm{CC}}$ | 4.5 V |  | 1 |  |  |  | $\Omega$ |
| $\mathrm{I}_{\mathrm{Cc}}$ |  |  | $\begin{gathered} \mathrm{V}_{\mathrm{CC}} \\ \text { or } \\ \text { GND } \end{gathered}$ | 5.5 V |  |  | 2 |  | 40 | $\mu \mathrm{A}$ |
| $\Delta_{\text {CC }}$ | Per input pin: 1 unit load, See Note 5 |  | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}- \\ & 2.1 \mathrm{~V} \end{aligned}$ | $\begin{gathered} 4.5 \mathrm{~V} \\ \text { to } \\ 5.5 \mathrm{~V} \end{gathered}$ |  | 100 | 360 |  | 490 | $\mu \mathrm{A}$ |
| $\mathrm{C}_{1}$ | Control inputs |  |  |  |  |  | 10 |  | 10 | pF |

NOTE 5: For dual-supply systems, theoretical worst case ( $\mathrm{V}_{\mathrm{I}}=2.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=5.5 \mathrm{~V}$ ) specification is 1.8 mA .

## HCT input loading

| INPUT | UNIT LOADS $^{\dagger}$ |
| :---: | :---: |
| All | 1 |

$\dagger$ Unit load is $\Delta I_{C C}$ limit specified in the electrical characteristics table, e.g., $360 \mu \mathrm{~A}$ max at $25^{\circ} \mathrm{C}$.
switching characteristics over recommended operating free-air temperature range (unless
otherwise noted) (see Figure 6)

| PARAMETER | FROM (INPUT) | то (OUTPUT) | LOAD CAPACITANCE | $\mathrm{V}_{\mathrm{cc}}$ | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \\ \mathrm{TO} 125^{\circ} \mathrm{C} \end{gathered}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | MIN | TYP | MAX | MIN | MAX |  |
| $\mathrm{t}_{\mathrm{pd}}$ | Y or Z | Z or Y | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ | 5 V |  | 4 |  |  |  | ns |
|  |  |  | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ | 4.5 V |  |  | 12 |  | 18 |  |
| $t_{\text {en }}$ | E | Y or Z | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ | 5 V |  | 9 |  |  |  | ns |
|  |  |  | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ | 4.5 V |  |  | 24 |  | 36 |  |
| $\mathrm{t}_{\text {dis }}$ | E | Y or Z | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ | 5 V |  | 14 |  |  |  | ns |
|  |  |  | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ | 4.5 V |  |  | 35 |  | 53 |  |

operating characteristics, $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, input $\mathrm{t}_{\mathrm{r}}, \mathrm{t}_{\mathrm{f}}=\mathbf{6} \mathrm{ns}$

| PARAMETER | TYP | UNIT |
| :--- | :---: | :---: | :---: |
| $\mathrm{C}_{\mathrm{pd}} \quad$ Power dissipation capacitance (see Note 6) | 38 | pF |

NOTE 6: $\mathrm{C}_{\mathrm{pd}}$ is used to determine the dynamic power consumption ( $\mathrm{P}_{\mathrm{D}}$ ), per package.
$P_{D}=\left(C_{p d} \times V_{C C} \times f_{1}\right)+\Sigma\left(C_{L}+C_{S}\right) \times V_{c c}{ }^{2} \times f_{0}$
$\mathrm{f}_{\mathrm{O}}=$ output frequency
$f_{f}=$ input frequency
$C_{L}=$ output load capacitance
$\mathrm{C}_{\mathrm{S}}=$ switch capacitance
$\mathrm{V}_{\mathrm{CC}}=$ supply voltage
analog channel characteristics, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| PARAMETER | TEST CONDITIONS | $\mathbf{V}_{\text {CC }}$ | TYP | UNIT |
| :--- | :--- | :---: | :---: | :---: |
| $\mathrm{f}_{\max } \quad$ Switch frequency response bandwidth at -3 dB | See Figure 2 and Figure 8 and Notes 7 and 8 | 4.5 V | 200 | MHz |
| Crosstalk between any two switches | See Figure 1 and Figure 9 and Notes 8 and 9 | 4.5 V | -72 | dB |
| Total harmonic distortion | See Figure 3, 1 kHz, $\mathrm{V}_{\text {IS }}=4 \mathrm{~V}_{\mathrm{P}-\mathrm{P}}$ | 4.5 V | 0.023 | $\%$ |
| Control to switch feedthrough noise | See Figure 4 | 4.5 V | 130 | mV |
| Switch OFF signal feedthrough | See Figure 5 and Figure 9 and Notes 8 and 9 | 4.5 V | -72 | dB |
| $\mathrm{C}_{\mathrm{S}}$ | Switch input capacitance |  |  | 5 |

NOTES: 7. Adjust input voltage to obtain 0 dBm at output, $\mathrm{f}=1 \mathrm{MHz}$.
8. $\mathrm{V}_{\text {IS }}$ is centered at $\mathrm{V}_{\mathrm{CC}} / 2$.
9. Adjust input for 0 dBm at $\mathrm{V}_{\text {IS }}$.

## PARAMETER MEASUREMENT INFORMATION



Figure 1. Crosstalk Between Two Switches Test Circuit


Figure 2. Frequency-Response Test Circuit


Figure 4. Control-to-Switch Feedthrough Noise Test Circuit


Figure 3. Total Harmonic Distortion Test Circuit


Figure 5. Switch OFF Signal Feedthrough Test Circuit

## PARAMETER MEASUREMENT INFORMATION



| PARAMETER |  | S1 | S2 |
| :--- | :---: | :---: | :---: |
| $t_{\text {en }}$ | $\mathrm{t}_{\text {PZH }}$ | Open | Closed |
|  | $\mathrm{t}_{\text {PZL }}$ | Closed | Open |
| $\mathrm{t}_{\text {dis }}$ | $\mathrm{t}_{\text {PHZ }}$ | Open | Closed |
|  | $\mathrm{t}_{\text {PLZ }}$ | Closed | Open |
| $\mathrm{t}_{\text {pd }}$ |  |  |  |
|  |  | Open | Open |

LOAD CIRCUIT


NOTES: A. $C_{L}$ includes probe and test-fixture capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
C. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 1 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}}=6 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}}=6 \mathrm{~ns}$.
D. For clock inputs, $f_{\max }$ is measured with the input duty cycle at $50 \%$.
E. The outputs are measured one at a time, with one input transition per measurement.
F. $t_{P L Z}$ and $t_{P H Z}$ are the same as $t_{\text {dis }}$.
G. $t_{P Z L}$ and $t_{P Z H}$ are the same as $t_{e n}$.
H. $t_{\text {PLH }}$ and $t_{P H L}$ are the same as $t_{p d}$.

Figure 6. Load Circuit and Voltage Waveforms

TYPICAL CHARACTERISTICS


Figure 7. Typical ON Resistance vs Input Signal Voltage


Figure 8. Switch Frequency Response, $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$


Figure 9. Switch-OFF Signal Feedthrough and Crosstalk vs Frequency, $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$

## PACKAGING INFORMATION

| Orderable Device | Status <br> (1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan (2) | Lead finish/ Ball material (6) | MSL Peak Temp <br> (3) | Op Temp ( ${ }^{\circ} \mathrm{C}$ ) | Device Marking <br> (4/5) | Samples |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CD74HCT4066QM96Q1 | ACTIVE | SOIC | D | 14 | 2500 | RoHS \& Green | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | HCT4066Q | Samples |
| CD74HCT4066QPWRQ1 | ACTIVE | TSSOP | PW | 14 | 2000 | RoHS \& Green | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | HK4066Q | Samples |
| D24066QM96G4Q1 | ACTIVE | SOIC | D | 14 | 2500 | RoHS \& Green | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | HCT4066Q | Samples |
| HCT4066QPWRG4Q1 | ACTIVE | TSSOP | PW | 14 | 2000 | RoHS \& Green | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | HK4066Q | Samples |

${ }^{(1)}$ The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
${ }^{(2)}$ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed $0.1 \%$ by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the $<=1000$ ppm threshold requirement.
${ }^{(3)}$ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
${ }^{(4)}$ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
${ }^{(5)}$ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a " $\sim$ " will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
${ }^{(6)}$ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents Tl's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and
continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF CD74HCT4066-Q1 :

- Catalog: CD74HCT4066

NOTE: Qualified Version Definitions:

- Catalog - TI's standard catalog product


## TAPE AND REEL INFORMATION



| Device | Package Type | Package Drawing | Pins | SPQ |  | Reel <br> Width <br> W1 (mm) | $\begin{gathered} \mathrm{A} 0 \\ (\mathrm{~mm}) \end{gathered}$ | $\begin{gathered} \text { B0 } \\ (\mathrm{mm}) \end{gathered}$ | $\begin{gathered} \mathrm{KO} \\ (\mathrm{~mm}) \end{gathered}$ | $\begin{gathered} \mathrm{P} 1 \\ (\mathrm{~mm}) \end{gathered}$ | $\begin{gathered} \mathrm{W} \\ (\mathrm{~mm}) \end{gathered}$ | Pin1 Quadrant |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CD74HCT4066QPWRQ1 | TSSOP | PW | 14 | 2000 | 330.0 | 12.4 | 6.9 | 5.6 | 1.6 | 8.0 | 12.0 | Q1 |
| HCT4066QPWRG4Q1 | TSSOP | PW | 14 | 2000 | 330.0 | 12.4 | 6.9 | 5.6 | 1.6 | 8.0 | 12.0 | Q1 |


*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CD74HCT4066QPWRQ1 | TSSOP | PW | 14 | 2000 | 367.0 | 367.0 | 35.0 |
| HCT4066QPWRG4Q1 | TSSOP | PW | 14 | 2000 | 853.0 | 449.0 | 35.0 |

D (R-PDSO-G14)
PLASTIC SMALL OUTLINE


NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.

C Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed $0.006(0,15)$ each side.
(D) Body width does not include interlead flash. Interlead flash shall not exceed $0.017(0,43)$ each side.
E. Reference JEDEC MS-012 variation AB.

D (R-PDSO-G14)


NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Publication IPC-7351 is recommended for alternate designs.
D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.


NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
B. This drawing is subject to change without notice.

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
(D) Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
E. Falls within JEDEC MO-153


NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Publication IPC-7351 is recommended for alternate designs.
D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.
These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Tl grants you permission to use these resources only for development of an application that uses the Tl products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify Tl and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.
Tl's products are provided subject to Tl's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for TI products.

