## FEATURES

## Dual transmitters

Dual receivers
Dual input shared observation receiver
Maximum receiver bandwidth: $\mathbf{2 0 0} \mathbf{~ M H z}$
Maximum tunable transmitter synthesis bandwidth: 450 MHz
Maximum observation receiver bandwidth: $\mathbf{4 5 0} \mathbf{~ M H z}$
Fully integrated fractional-N RF synthesizers
Fully integrated clock synthesizer
Multichip phase synchronization for RF LO and baseband clocks
JESD204B datapath interface
Tuning range (center frequency): $\mathbf{7 5} \mathbf{~ M H z}$ to $6000 \mathbf{M H z}$

## APPLICATIONS

## 3G, 4G, and 5G TDD macrocell base stations <br> TDD active antenna systems <br> Massive multiple input, multiple output (MIMO) <br> Phased array radar <br> Electronic warfare <br> Military communications <br> Portable test equipment <br> GENERAL DESCRIPTION

The ADRV9009 is a highly integrated, radio frequency (RF), agile transceiver offering dual transmitters and receivers, integrated synthesizers, and digital signal processing functions. The IC delivers a versatile combination of high performance and low power consumption demanded by $3 \mathrm{G}, 4 \mathrm{G}$, and 5 G macro cell time division duplex (TDD) base station applications.

The receive path consists of two independent, wide bandwidth, direct conversion receivers with state-of-the-art dynamic range. The device also supports a wide bandwidth, time shared observation path receiver (ORx) for use in TDD applications. The complete receive subsystem includes automatic and manual attenuation control, dc offset correction, quadrature error correction (QEC), and digital filtering, thus eliminating the need for these functions in the digital baseband. Several auxiliary functions, such as analog-to-digital converters (ADCs), digital-toanalog converters (DACs), and general-purpose inputs/outputs (GPIOs) for the power amplifier (PA), and RF front-end control are also integrated.

In addition to automatic gain control (AGC), the ADRV9009 also features flexible external gain control modes, allowing significant flexibility in setting system level gain dynamically.
The received signals are digitized with a set of four high dynamic range, continuous time $\Sigma-\triangle \mathrm{ADCs}$ that provide inherent antialiasing. The combination of the direct conversion architecture, which does not suffer from out of band image mixing, and the lack of aliasing, relaxes the requirements of the RF filters when compared to traditional intermediate frequency (IF) receivers.
The transmitters use an innovative direct conversion modulator that achieves high modulation accuracy with exceptionally low noise.

The observation receiver path consists of a wide bandwidth, direct conversion receiver with state-of-the-art dynamic range.
The fully integrated phase-locked loop (PLL) provides high performance, low power, fractional-N RF frequency synthesis for the transmitter ( Tx ) and receiver ( Rx ) signal paths. An additional synthesizer generates the clocks needed for the converters, digital circuits, and the serial interface. A multichip synchronization mechanism synchronizes the phase of the RF local oscillator (LO) and baseband clocks between multiple ADRV9009 chips. Precautions are taken to provide the isolation required in high performance base station applications. All voltage controlled oscillators (VCOs) and loop filter components are integrated.
The high speed JESD204B interface supports up to 12.288 Gbps lane rates, resulting in two lanes per transmitter and a single lane per receiver in the widest bandwidth mode. The interface also supports interleaved mode for lower bandwidths, thus reducing the total number of high speed data interface lanes to one. Both fixed and floating point data formats are supported. The floating point format allows internal AGC to be invisible to the demodulator device.
The core of the ADRV9009 can be powered directly from 1.3 V regulators and 1.8 V regulators, and is controlled via a standard 4 -wire serial port. Comprehensive power-down modes are included to minimize power consumption in normal use. The ADRV9009 is packaged in a $12 \mathrm{~mm} \times 12 \mathrm{~mm}, 196$-ball chip scale ball grid array (CSP_BGA).

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 ©2018-2019 Analog Devices, Inc. All rights reserved. Technical Support

## TABLE OF CONTENTS

Features ..... 1
Applications. .....
General Description ..... 1
Revision History .....  2
Functional Block Diagram ..... 4
Specifications ..... 5
Current and Power Consumption Specifications ..... 14
Timing Diagrams ..... 15
Absolute Maximum Ratings ..... 16
Reflow Profile ..... 16
Thermal Management ..... 16
Thermal Resistance ..... 16
ESD Caution ..... 16
Pin Configuration and Function Descriptions ..... 17
Typical Performance Characteristics ..... 23
75 MHz to 525 MHz Band ..... 23
650 MHz to 3000 MHz Band ..... 44
3400 MHz to 4800 MHz Band ..... 63
5100 MHz to 5900 MHz Band ..... 80
Transmitter Output Impedance. ..... 95
Observation Receiver Input Impedance ..... 95
Receiver Input Impedance. ..... 96
Terminology ..... 97
REVISION HISTORY
5/2019—Rev. A to Rev B.
Replaced ADRV9009 Customer Card to ADRV9009-WPCBZ Throughout
Changes to Features Section ..... 1
Changes to Figure 1 ..... 4
Changes to Specifications Section and Table 1 ..... 5
Change to Figure 2 ..... 15
Changes to Table 3 and Thermal Resistance Section ..... 16
Changes to 75 MHz to 525 MHz Band Section, Figures and Captions ..... 23
Deleted Figure 83 to Figure 85; Renumbered Sequentially ..... 34
Added Figure 78, Figure 79, and Figure 80; Renumbered Sequentially ..... 35
Added Figure 90 ..... 37
Added Figure 125 to Figure 127 ..... 43
Changes to 650 MHz to 3000 MHz Band Section, Figures and Captions ..... 44
Changes to 3400 MHz to 4800 MHz Band Section, Figures and
Captions ..... 63
Changes to 5100 MHz to 5900 MHz Band Section, Figures andCaptions80
Theory of Operation ..... 98
Transmitter ..... 98
Receiver ..... 98
Observation Receiver ..... 98
Clock Input ..... 98
Synthesizers ..... 98
SPI. ..... 99
JTAG Boundary Scan ..... 99
Power Supply Sequence ..... 99
GPIO_x Pins ..... 99
Auxiliary Converters ..... 99
JESD204B Data Interface ..... 99
Applications Information ..... 101
PCB Layout and Power Supply Recommendations ..... 101
PCB Material and Stackup Selection ..... 101
Fanout and Trace Space Guidelines ..... 103
Component Placement and Routing Guidelines ..... 104
RF and JESD204B Transmission Line Layout ..... 110
Isolation Techniques Used on the ADRV9009-W/PCBZ ..... 114
RF Port Interface Information ..... 116
Outline Dimensions ..... 127
Ordering Guide ..... 127
Changes to Terminology Section ..... 97
Deleted Figure 432 ..... 98
Changes to Theory of Operation Section and Clock Input Section ..... 98
Changed Serial Peripheral Interface Section to SPI Section and AUX DAC_x Section to Auxiliary DAC x Section ..... 99
Changes to Power Supply Sequence Section, GPIO_x Pins Section, Auxiliary DAC x Section, and JESD204B Data Interface Section ..... 99
Changes to Table 7 Title, Figure 430, and Figure 431 ..... 100
Changes to Overview Section, PCB Material and Stackup Selection Section, and Figure 432 Caption ..... 101
Changes to Table 9 and Table 10 ..... 102
Changes to Fanout and Trace Space Guidelines Section. ..... 103
Changes to Signals with Highest Routing Priority Section and Figure 434 ..... 104
Change to Figure 435 Caption ..... 105
Changes to Signals with Second Routing Priority Section and Figure 436 ..... 106
Changes to Figure 437 ..... 107
Changes to Figure 438 ..... 108

Changes to Signals with Lowest Routing Priority Section and
Figure 439.................................................................................. 109
Changes to RF Routing Guidelines Section and
Figure 440 Caption................................................................... 110
Change to Figure 441 Caption.................................................. 111
Changes to Transmitter Balun DC Feed
Supplies Section........................................................................ 112
Changes to Stripline Transmission Lines vs. Microstrip
Transmission Lines Section113
Moved Figure 444 to Isolation Techniques Used on the ADRV9009-W/PCBZ Section ..... 114
Moved Figure 446 ..... 115
Changes to Isolation Between JESD204B Lines Section ..... 115
Changes to RF Port Interface Information Section ..... 116
Deleted RF Port Interface Overview Section ..... 117
Changes to Figure 448 Caption ..... 117
Moved Table 11. ..... 120
Changes to Figure 456 Caption to Figure 459 Caption ..... 121
Changes to General Receiver Path Interface Section ..... 122
Changes to Figure 463 ..... 124
Changes to Figure 464 and Figure 465. ..... 125Deleted Endnote 1, Table 12 to Endnote 1, Table 15;Renumbered Sequentially, and Endnote 2, Table 16 andEndnote 2, Table 17.126
Changes to Table 15. ..... 126
6/2018-Revision A: Initial Version

## FUNCTIONAL BLOCK DIAGRAM



## SPECIFICATIONS

Electrical characteristics at VDDA1P3 ${ }^{1}=1.3 \mathrm{~V}, \mathrm{VDDD} 1 \mathrm{P} 3 \_\mathrm{DIG}=1.3 \mathrm{~V}, \mathrm{VDDA1P8}$ _TX $=1.8 \mathrm{~V}$, junction temperature $\left(\mathrm{T}_{\mathrm{J}}\right)=$ full operating temperature range. LO frequency $\left(\mathrm{f}_{\mathrm{f} O}\right)=1800 \mathrm{MHz}$, unless otherwise noted. The specifications in Table 1 are not de-embedded. Refer to the Typical Performance Characteristics section for input and output circuit path loss. The device configuration profile for the 75 MHz to 525 MHz frequency range is as follows: receiver $=50 \mathrm{MHz}$ bandwidth (inphase quadrature (IQ) rate $=61.44 \mathrm{MHz}$ ), transmitter $=50 \mathrm{MHz}$ transmitter large signal bandwidth and 100 MHz transmitter synthesis bandwidth (IQ rate $=122.88 \mathrm{MHz}$ ), observation receiver $=100 \mathrm{MHz}$ bandwidth (IQ rate $=122.88 \mathrm{MHz}$ ), JESD204B rate $=9.8304 \mathrm{GSPS}$, and device clock $=245.76 \mathrm{MHz}$. Unless otherwise specified, the device configuration for all other frequency ranges is as follows: receiver $=200 \mathrm{MHz}$ bandwidth ( IQ rate $=245.76 \mathrm{MHz}$ ), transmitter $=200 \mathrm{MHz}$ transmitter large signal bandwidth and 450 MHz transmitter synthesis bandwidth ( $I Q$ rate $=491.52 \mathrm{MHz}$ ), observation receiver $=450 \mathrm{MHz}$ bandwidth ( IQ rate $=491.52 \mathrm{MHz}$ ), JESD204B rate $=9.8304 \mathrm{GSPS}$, and device clock $=245.76 \mathrm{MHz}$.

Table 1.

| Parameter | Symbol | Min | Typ | Max | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TRANSMITTERS |  |  |  |  |  |  |
| Center Frequency |  | 75 |  | 6000 | MHz |  |
| Transmitter Synthesis Bandwidth |  |  |  | 450 | MHz |  |
| Transmitter Large Signal Bandwidth |  |  |  | 200 | MHz |  |
| Peak-to-Peak Gain Deviation |  |  | 1.0 |  | dB | 450 MHz bandwidth, compensated by programmable finite impulse response (FIR) filter |
| Gain Slope |  |  | $\pm 0.1$ |  | dB | Any 20 MHz bandwidth span, compensated by programmable FIR filter |
| Deviation from Linear Phase |  |  | 1 |  | Degrees | 450 MHz bandwidth |
| Transmitter Attenuation Power Control Range |  | 0 |  | 32 | dB | Signal-to-noise ratio (SNR) maintained for attenuation between 0 dB and 20 dB |
| Transmitter Attenuation Power Control Resolution |  |  | 0.05 |  | dB |  |
| Transmitter Attenuation Integral Nonlinearity | INL |  | 0.1 |  | dB | For any 4 dB step |
| Transmitter Attenuation Differential Nonlinearity | DNL |  | 0.04 |  | dB | Monotonic |
| Transmitter Attenuation <br> Serial Peripheral Interface 2 (SPI 2) Timing |  |  |  |  |  | See Figure 4 |
| Time from $\overline{\mathrm{CS}}$ Going High to Change in Transmitter Attenuation | tsCH | 19.5 |  | 24 | ns |  |
| Time Between Consecutive Microattenuation Steps | $\mathrm{t}_{\mathrm{ACH}}$ | 6.5 |  | 8.1 | ns | A large change in attenuation can be broken up into a series of smaller attenuation changes |
| Time Required to Reach Final Attenuation Value | toch |  |  | 800 | ns | Time required to complete the change in attenuation from start attenuation to final attenuation value |
| Maximum Attenuation Overshoot During Transition |  | $-1.0$ |  | $+0.5$ | dB |  |
| Change in Attenuation per Microstep |  |  |  | 0.5 | dB |  |
| Maximum Attenuation Change when $\overline{C S}$ Goes High |  |  | 32 |  | dB |  |




## ADRV9009

| Parameter | Symbol | Min | Typ | Max | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Wide Band |  |  |  |  |  |  |
|  | IM3 | 7 |  |  | dBm | $600 \mathrm{MHz}<\mathrm{f} \leq 3000 \mathrm{MHz}$ |
|  |  |  |  |  | dBm | $3000 \mathrm{MHz}<\mathrm{f} \leq 4800 \mathrm{MHz}$ |
|  |  | 6 |  |  | dBm | $4800 \mathrm{MHz}<\mathrm{f} \leq 6000 \mathrm{MHz}$ |
| Third-Order Intermodulation Product |  |  |  |  |  | IM3 product < 130 MHz at baseband, two tones, each at ( $\mathrm{P}_{\text {ніG }}-12$ ) dB |
|  |  | -70 |  |  | dBC | $600 \mathrm{MHz}<\mathrm{f} \leq 3000 \mathrm{MHz}$ |
|  |  | -67 |  |  | dBC | $3000 \mathrm{MHz}<\mathrm{f} \leq 4800 \mathrm{MHz}$ |
|  |  | -62 |  |  | dBC | $4800 \mathrm{MHz}<\mathrm{f} \leq 6000 \mathrm{MHz}$ |
| Fifth-Order Intermodulation Product ( 1800 MHz ) | IM5 | -80 |  |  | dBC | IM5 product $<50 \mathrm{MHz}$ at baseband, two tones, each at ( $\mathrm{P}_{\text {HIGH }}-12$ ) dB, $600 \mathrm{MHz}<\mathrm{f} \leq 6000 \mathrm{MHz}$ |
| ```Seventh-Order Intermodulation Product (1800 MHz)``` | IM7 | -80 |  |  | dBc | IM7 product $<50 \mathrm{MHz}$ at baseband, two tones, each at ( $\mathrm{P}_{\mathrm{HIGH}}-12$ ) dB, 600 MHz < f $\leq 6000 \mathrm{MHz}$ |
| Spurious-Free Dynamic Range | SFDR | 70 |  |  | dB | Non IMx related spurs, does not include HDx, (PHIGH - 9) dB input signal, $600 \mathrm{MHz}<\mathrm{f} \leq 6000 \mathrm{MHz}$ |
| Harmonic Distortion |  |  |  |  | ( $\mathrm{P}_{\text {HIGH }}-11$ ) dB input signal |
| Second-Order Harmonic Distortion Product | HD2 | -80 |  |  |  | dBC | ( PHIG $^{\text {- 11) }}$ ) dB input signal $75 \mathrm{MHz}<\mathrm{f} \leq$ 600 MHz , ( $\mathrm{P}_{\mathrm{HIGH}}-9$ ) dB input signal 600 MHz <f $\leq 6000 \mathrm{MHz}$, in band harmonic distortion falls within $\pm 100 \mathrm{MHz}$ |
|  |  |  | -80 |  | dBc | Out of band harmonic distortion falls within $\pm 225 \mathrm{MHz}$ |
| Third-Order Harmonic Distortion Product | HD3 |  | -70 |  | dBc | In band harmonic distortion falls within $\pm 100 \mathrm{MHz}$ |
|  |  |  | $-60$ |  | dBc | Out of band harmonic distortion falls within $\pm 225 \mathrm{MHz}$ |
| Image Rejection |  |  |  |  | QEC active |
| Within Large Signal Bandwidth |  |  | 65 |  |  | dB |
| Outside Large Signal Bandwidth |  |  | 55 |  |  | dB |
| Input Impedance |  |  | 100 |  | $\Omega$ | Differential (see Figure 428) |
| Isolation |  |  |  |  |  |  |
| Transmitter 1 (Tx1) to Observation Receiver 1 (ORx1) and Transmitter 2 (Tx2) to Observation Receiver 2 (ORx2) <br> Tx1 to ORx2 and Tx2 to |  |  | 100 |  | dB | $75 \mathrm{MHz}<\mathrm{f} \leq 600 \mathrm{MHz}$ |
|  |  |  | 6555 |  | dB | $600 \mathrm{MHz}<\mathrm{f} \leq 5300 \mathrm{MHz}$ |
|  |  |  |  |  | dB | $5300 \mathrm{MHz}<\mathrm{f} \leq 6000 \mathrm{MHz}$ |
|  |  |  | 105 |  | dB | $75 \mathrm{MHz}<\mathrm{f} \leq 600 \mathrm{MHz}$ |
|  |  |  | 65 |  | dB | $600 \mathrm{MHz}<\mathrm{f} \leq 5300 \mathrm{MHz}$ |
|  |  |  | 55 |  | dB | $5300 \mathrm{MHz}<\mathrm{f} \leq 6000 \mathrm{MHz}$ |
| RECEIVERS |  |  |  |  |  |  |
| Center Frequency |  | 75 |  | 6000 |  |  |
| Gain Range |  |  | 30 |  | $\mathrm{dB}$ |  |
| Analog Gain Step |  |  | 0.5 |  | dB | Attenuator steps from 0 dB to 6 dB Attenuator steps from 6 dB to 30 dB 200 MHz bandwidth, compensated by programmable FIR filter |
|  |  |  | 1 |  | dB |  |
| Bandwidth Ripple |  |  | $\pm 0.5$ |  | dB |  |
|  |  |  | $\pm 0.2$ |  | dB | Any 20 MHz bandwidth span, compensated by programmable FIR filter |


| Parameter | Symbol | Min | Typ | Max |
| :--- | :--- | :--- | :--- | :--- |
| Receiver Bandwidth |  |  | Unit | Test Conditions/Comments |
| Receiver Alias Band |  |  |  |  |
| Rejection |  |  |  |  |
| Maximum Useable Input |  |  |  |  |
| Level |  |  |  |  |


| Parameter | Symbol | Min | Typ | Max | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LO SYNTHESIZER <br> LO Frequency Step <br> LO Spur <br> Integrated Phase Noise <br> 75 MHz LO <br> 1900 MHz LO <br> 3800 MHz LO <br> 5900 MHz LO <br> Spot Phase Noise 75 MHz LO <br> 10 kHz Offset 100 kHz Offset <br> 1 MHz Offset <br> 10 MHz Offset <br> 1900 MHz LO <br> 100 kHz Offset <br> 200 kHz Offset <br> 400 kHz Offset <br> 600 kHz Offset <br> 800 kHz Offset <br> 1.2 MHz Offset <br> 1.8 MHz Offset <br> 6 MHz Offset <br> 10 MHz Offset <br> 3800 MHz LO <br> 100 kHz Offset <br> 1.2 MHz Offset <br> 10 MHz Offset <br> 5900 MHz LO <br> 100 kHz Offset <br> 1.2 MHz Offset <br> 10 MHz Offset |  |  | $\begin{aligned} & 2.3 \\ & -85 \\ & 0.014 \\ & 0.2 \\ & 0.36 \\ & 0.54 \\ & \\ & -126.5 \\ & -132.8 \\ & -150.1 \\ & -150.7 \\ & -100 \\ & -115 \\ & -120 \\ & -129 \\ & -132 \\ & -135 \\ & -140 \\ & -150 \\ & -153 \\ & -104 \\ & -125 \\ & -145 \\ & -99 \\ & -119.7 \\ & -135.4 \end{aligned}$ |  | ${ }^{\circ} \mathrm{rms}$ <br> ${ }^{\circ} \mathrm{rms}$ <br> ${ }^{\circ} \mathrm{rms}$ <br> ${ }^{\circ} \mathrm{rms}$ <br> $\mathrm{dBc} / \mathrm{Hz}$ <br> $\mathrm{dBc} / \mathrm{Hz}$ <br> $\mathrm{dBc} / \mathrm{Hz}$ <br> $\mathrm{dBc} / \mathrm{Hz}$ <br> $\mathrm{dBc} / \mathrm{Hz}$ <br> $\mathrm{dBc} / \mathrm{Hz}$ <br> $\mathrm{dBc} / \mathrm{Hz}$ <br> $\mathrm{dBc} / \mathrm{Hz}$ <br> $\mathrm{dBc} / \mathrm{Hz}$ <br> $\mathrm{dBc} / \mathrm{Hz}$ <br> $\mathrm{dBc} / \mathrm{Hz}$ <br> $\mathrm{dBc} / \mathrm{Hz}$ <br> $\mathrm{dBc} / \mathrm{Hz}$ <br> $\mathrm{dBc} / \mathrm{Hz}$ <br> $\mathrm{dBc} / \mathrm{Hz}$ <br> $\mathrm{dBc} / \mathrm{Hz}$ <br> $\mathrm{dBc} / \mathrm{Hz}$ <br> $\mathrm{dBc} / \mathrm{Hz}$ <br> $\mathrm{dBc} / \mathrm{Hz}$ | 1.5 GHz to $2.8 \mathrm{GHz}, 76.8 \mathrm{MHz}$ phase frequency detector (PFD) frequency Excludes integer boundary spurs <br> 2 kHz to 18 MHz <br> Narrow PLL loop bandwidth ( 50 kHz ) <br> Narrow PLL loop bandwidth ( 50 kHz ) <br> Wide PLL loop bandwidth ( 300 kHz ) <br> Wide PLL loop bandwidth ( 300 kHz ) <br> Narrow PLL loop bandwidth <br> Narrow PLL loop bandwidth <br> Wide PLL loop bandwidth <br> Wide PLL loop bandwidth |
| LO PHASE SYNCHRONIZATION Phase Deviation |  |  | 1.6 |  | $\mathrm{ps} /{ }^{\circ} \mathrm{C}$ | Change in LO delay per temperature change |
| EXTERNAL LO INPUT <br> Input Frequency <br> Input Signal Power <br> External LO Input Signal Differential <br> Phase Error Amplitude Error Duty Cycle Error Even Order Harmonics | $\mathrm{f}_{\text {Extlo }}$ | 150 0 | 3 <br> 6 | 8000 <br> 12 <br> 3.6 <br> 1 <br> 2 <br> -50 | MHz <br> dBm <br> dBm <br> dBm <br> ps <br> dB <br> \% <br> dBc | Input frequency must be $2 \times$ the desired LO frequency $50 \Omega$ matching at the source $\mathrm{f}_{\text {ExTLO }} \leq 2 \mathrm{GHz}$, add $0.5 \mathrm{dBm} / \mathrm{GHz}$ above 2 GHz $\mathrm{f}_{\mathrm{ExTLO}}=8 \mathrm{GHz}$ <br> To ensure adequate QEC |
| ```CLOCK SYNTHESIZER Integrated Phase Noise 1966.08 MHz LO``` |  |  | 0.4 |  | ${ }^{\circ} \mathrm{rms}$ | 1 kHz to 100 MHz <br> PLL optimized for close in phase noise |



| Parameter | Symbol | Min | Typ | Max | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DIGITAL SPECIFICATIONS (CMOS) FOR GPIO_3P3_x |  |  |  |  |  |  |
| Logic Inputs |  |  |  |  |  |  |
| Input Voltage |  |  |  |  |  |  |
| High Level |  | $\begin{aligned} & \text { VDDA } \\ & 3 \mathrm{P} 3 \times 0.8 \end{aligned}$ |  | VDDA_3P3 | V |  |
| Low Level |  | 0 |  | $\begin{aligned} & \text { VDDA }_{-} \\ & 3 \mathrm{P} 3 \times 0.2 \end{aligned}$ | V |  |
| Input Current |  |  |  |  |  |  |
| High Level |  | $-10$ |  | +10 | $\mu \mathrm{A}$ |  |
| Low Level |  | -10 |  | +10 | $\mu \mathrm{A}$ |  |
| Logic Outputs |  |  |  |  |  |  |
| Output Voltage |  |  |  |  |  |  |
| High Level |  | $\begin{aligned} & \text { VDDA } \\ & 3 \mathrm{P} 3 \times 0.8 \end{aligned}$ |  |  | V |  |
| Low Level |  |  |  | $\begin{aligned} & \text { VDDA }_{-} \\ & 3 \mathrm{P} 3 \times 0.2 \end{aligned}$ | V |  |
| Drive Capability |  |  | 4 |  | mA |  |
| DIGITAL SPECIFICATIONS (LOW VOLTAGE DIFFERENTIAL SIGNALING (LVDS)) |  |  |  |  |  |  |
| $\begin{aligned} & \text { Logic Inputs (SYSREF_IN } \pm, \\ & \text { SYNCINx } \pm \text { ) } \end{aligned}$ |  |  |  |  |  |  |
| Input Voltage Range |  | 825 |  | 1675 | mV | Each differential input in the pair |
| Input Differential Voltage Threshold |  | $-100$ |  | +100 | $\mathrm{mV}$ |  |
| Receiver Differential Input Impedance |  |  | 100 |  | $\Omega$ | Internal termination enabled |
| Logic Outputs ( $\overline{\text { SYNCOUTx } \pm \text { ) }}$ |  |  |  |  |  |  |
| Output Voltage |  |  |  |  |  |  |
| High |  |  |  | 1375 | mV |  |
| Low |  | 1025 |  |  | mV |  |
| Output Differential Voltage |  |  | $225$ |  | $\mathrm{mV}$ | Programmable in 75 mV steps |
| Output Offset Voltage |  |  | 1200 |  | mV |  |
| SPITIMING |  |  |  |  |  |  |
| SCLK Period | $\mathrm{t}_{\mathrm{CP}}$ | 20 |  |  | ns |  |
| SCLK Pulse Width | $\mathrm{t}_{\text {MP }}$ | 10 |  |  | ns |  |
| $\overline{\mathrm{CS}}$ Setup to First SCLK Rising Edge | $\mathrm{t}_{\mathrm{sc}}$ | 3 |  |  | ns |  |
| Last SCLK Falling Edge to $\overline{C S}$ Hold | $\mathrm{t}_{\mathrm{HC}}$ | 0 |  |  | ns |  |
| SDIO Data Input Setup to SCLK | $\mathrm{t}_{\mathrm{s}}$ | 2 |  |  | ns |  |
| SDIO Data Input Hold to SCLK | $\mathrm{t}_{\mathrm{H}}$ | 0 |  |  | ns |  |
| SCLK Rising Edge to Output Data Delay (3-Wire or 4-Wire Mode) | tco | 3 |  | 8 | ns |  |
| Bus Turnaround Time, Read After Baseband Processor (BBP) Drives Last Address Bit | thzm | $\mathrm{t}_{\mathrm{H}}$ |  | tco | ns |  |
| Bus Turnaround Time, Read After ADRV9009 Drives Last Data Bit | $\mathrm{t}_{\text {HZS }}$ | 0 |  | $\mathrm{t}_{\mathrm{co}}$ | ns |  |



[^0]
## CURRENT AND POWER CONSUMPTION SPECIFICATIONS

Table 2.


[^1]TIMING DIAGRAMS

notes

1. $t_{H}$ AND $t_{S}$ ARE THE HOLD AND SETUP TIMES FOR THE REF_CLK_IN $\pm$ PINS. $t_{H}$ AND t's REFER TO THE
2. $t_{H}$ AND $t_{S}$ ARE THE HOLD AND SETUP TIMES FOR THE REF_CLK_IN $\pm$ PINS. $t_{H}$ AND $t_{s}{ }_{s}$ REFER TO THE
DELAYED HOLD AND SETUP TIMES AT THE DEVICE CORE IN REFERENCE TO THE SYSREF_N $\pm$ SIGNALS DUE TO AN INTERNAL BUFFER THAT THE SIGNAL PASSES THROUGH.

16499-005
Figure 2. SYSREF_IN $\pm$ Setup and Hold Timing


Figure 3. SYSREF_IN $\pm$ Setup and Hold Timing Examples, Relative to Device Clock


Figure 4. Transmitter Attenuation Update via SPI 2 Port

ABSOLUTE MAXIMUM RATINGS
Table 3.

| Parameter | Rating |
| :--- | :--- |
| VDDA1P3' $^{1}$ to VSSA | -0.3 V to +1.4 V |
| VDDD1P3_DIG to VSSD | -0.3 V to +1.4 V |
| VDD_INTERFACE to VSSA | -0.3 V to +3.0 V |
| VDDA_3P3 to VSSA | -0.3 V to +3.9 V |
| VDDA1P8_TX to VSSA | -0.3 V to +2.0 V |
| VDD_INTERFACE Logic Inputs and | -0.3 V to VDD_ |
| Outputs to VSSD | INTERFACE +0.3 V |
| JESD204B Logic Outputs to VSSA | -0.3 V to |
|  | VDDA1P3_SER |
| JESD204B Logic Inputs to VSSA | -0.3 V to |
|  | VDDA1P3_DES +0.3 V |
| Input Current to any Pin Except | $\pm 10 \mathrm{~mA}$ |
| $\quad$ Supplies |  |
| Maximum Input Power into RF Port | 23 dBm (peak) |
| Maximum Transmitter Voltage | $3: 1$ |
| $\quad$ Standing Wave Ratio (VSWR) |  |
| Maximum T」 | $110^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |

${ }^{1}$ VDDA1P3 refers to all analog 1.3 V supplies.
Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

## REFLOW PROFILE

The ADRV9009 reflow profile is in accordance with the JEDEC JESD204B criteria for Pb -free devices. The maximum reflow temperature is $260^{\circ} \mathrm{C}$.

## THERMAL MANAGEMENT

The ADRV9009 is a high power device that can dissipate over 3 W depending on the user application and configuration. Because of the power dissipation, the ADRV9009 uses an exposed die package to provide the customer with the most effective method of controlling the die temperature. The exposed die allows cooling of the die directly. Figure 5 shows the profile view of the device mounted to a user printed circuit board (PCB) and a heat sink (typically the aluminum case) to keep the junction (exposed die) below the maximum $\mathrm{T}_{\mathrm{I}}$ detailed in Table 3. The device is designed for a lifetime of 10 years when operating at the maximum $\mathrm{T}_{\mathrm{J}}$.

## THERMAL RESISTANCE

Thermal performance is directly linked to PCB design and operating environment. Careful attention to PCB thermal design is required.
$\theta_{\mathrm{JA}}$ is the natural convection junction to ambient thermal resistance measured in a circuit board for surface-mount packages.
$\theta_{\text {JC_TOP }}$ is the conduction thermal resistance from junction to case where the case temperature is measured at the top of the package.
Thermal resistance data for the ADRV9009 mounted on both a JEDEC 2S2P test board and a 10-layer Analog Devices, Inc., evaluation board is listed in Table 4. Do not exceed the absolute maximum $\mathrm{T}_{\mathrm{J}}$ rating in Table 3. Ten-layer PCB entries refer to the 10-layer Analog Devices evaluation board, which more accurately reflects the PCB used in customer applications.

Table 4. Thermal Resistance ${ }^{1,2}$

| Package Type | $\boldsymbol{\theta}_{\text {JА }}$ | $\boldsymbol{\theta}_{\text {л_тор }}$ | $\boldsymbol{\theta}_{\text {Јв }}$ | $\boldsymbol{\Psi}_{\text {Јт }}$ | $\boldsymbol{\Psi}_{\text {Јв }}$ | Unit |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| BC-196-13 | 21.1 | 0.04 | 4.9 | 0.3 | 4.9 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

${ }^{1}$ For the $\theta_{\mathrm{fc}}$ test, $100 \mu \mathrm{~m}$ thermal interface material (TIM) is used. TIM is assumed to have 3.6 thermal conductivity watts/(meter $\times$ Kelvin).
${ }^{2}$ Using enhanced heat removal techniques such as PCB, heat sink, and airflow improves the thermal resistance values.

## ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.


Figure 5. Typical Thermal Management Solution
Rev. B|Page 16 of 127

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS

|  | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A | VSSA | ORX2_IN+ | ORX2_IN- | VSSA | RX2_IN+ | RX2_IN- | VSSA | VSSA | RX1_IN+ | RX1_IN- | VSSA | ORX1_IN+ | ORX1_IN- | VSSA |
| B | VDDA1P3 RX_RF | VSSA | VSSA | VSSA | VSSA | VSSA | $\begin{aligned} & \text { RF_EXT- } \\ & \text { LO_l/O- } \end{aligned}$ | $\begin{aligned} & \text { RF_EXT } \\ & \text { LO_l/O } \end{aligned}$ | VSSA | VSSA | VSSA | VSSA | VSSA | VSSA |
| C | GPIO_3P3_0 | GPIO_3P3_3 | $\begin{aligned} & \text { VDDA1P3 } \\ & \text { RX_TX } \end{aligned}$ | VSSA | VDDA1P3 RF_VCO_LD̄O | VDDA1P3 RF_VCO_LD̄O | $\begin{aligned} & \text { VDDA1P1 } \\ & \text { RF_VCO }^{-} \end{aligned}$ | $\begin{aligned} & \text { VDDA1P3 } \\ & \text { RF_LO }^{-} \end{aligned}$ | VSSA | VDDA1P3 AUX_VCO_ LDO | VSSA | VDDA_3P3 | GPIO_3P3_9 | RBIAS |
| D | GPIO_3P3_1 | GPIO_3P3_4 | VSSA | VSSA | VSSA | VSSA | VSSA | VSSA | VSSA | VDDA1P1 AUX_VCO- | VSSA | vSSA | GPIO_3P3_8 | GPIO_3P3_10 |
| E | GPIO_3P3_2 | GPIO_3P3_5 | GPIO_3P3_6 | VDDA1P8_BB | VDDA1P3_BB | VSSA | REF_CLK_IN+ | REF_CLK_IN- | VSSA | AUX_SYNTH_ | AUXADC_3 | VDDA1P8_TX | GPIO_3P3_7 | GPIO_3P3_11 |
| F | VSSA | VSSA | AUXADC_0 | AUXADC_1 | VSSA | VSSA | VSSA | vSSA | VSSA | VSSA | AUXADC_2 | VSSA | VSSA | VSSA |
| G | VSSA | VSSA | VSSA | VSSA | VDDA1P3 CLOCK_SYNTTH | VSSA | VDDA1P3 RF_SYNTH | VDDA1P3 AUX_SYNTH |  | VSSA | VSSA | VSSA | VSSA | VSSA |
| H | TX2_OUT- | VSSA | VSSA | VSSA | VSSA | vSSA | vSSA | vssA | vssA | vssA | GPIO_12 | GPIO_11 | VSSA | TX1_OUT+ |
| J | TX2_OUT+ | VSSA | GPIO_18 | $\overline{\text { RESET }}$ | GP INTERRUPT | TEST | GPIO_2 | GPIO_1 | SDIO | SDO | GPIO_13 | GPIO_10 | VSSA | TX1_OUT- |
| K | vssA | vssA | SYSREF_IN+ | SYSREF_IN- | GPIO_5 | GPIO_4 | GPIO_3 | GPIO_0 | SCLK | $\overline{\text { cs }}$ | GPIO_14 | GPIO_9 | VSSA | VSSA |
| L | VSSA | VSSA | $\overline{\text { SYNCIN1- }}$ | $\overline{\text { SYNCIN1+ }}$ | GPIO_6 | GPIO_7 | VSSD | $\begin{gathered} \text { VDDD1P3_ } \\ \text { DIG }^{2} \end{gathered}$ | $\begin{gathered} \text { VDDD1P3_ } \\ \text { DIG }^{2} \end{gathered}$ | VSSD | GPIO_15 | GPIO_8 | $\overline{\text { SYNCOUT1- }}$ | $\overline{\text { SYNCOUT1+ }}$ |
| M | VDDA1P1 CLOCK_VCO | VSSA | $\overline{\text { SYNCINO- }}$ | $\overline{\text { SYNCINO+ }}$ | RX1_ENABLE | TX1_ENABLE | RX2_ENABLE | TX2_ENABLE | VSSA | GPIO_17 | GPIO_16 | $\begin{aligned} & \text { VDD } \\ & \text { INTERFACE } \end{aligned}$ | $\overline{\text { SYNCOUTO- }}$ | $\overline{\text { SYNCOUT0+ }}$ |
| N | VDDA1P3_ CLOCK VCO_LDO | VSSA | SERDOUT3- | SERDOUT3+ | SERDOUT2- | SERDOUT2+ | VSSA | $\begin{aligned} & \text { VDDA1P3_ } \\ & \text { SER } \end{aligned}$ | $\begin{aligned} & \text { VDDA1P3_ } \\ & \text { DES } \end{aligned}$ | SERDIN1- | SERDIN1+ | SERDIN0- | SERDIN0+ | VSSA |
| P | AUX SYNTH VTUNE | VSSA | VSSA | SERDOUT1- | SERDOUT1+ | SERDOUT0- | SERDOUT0+ | $\underset{\text { SER }}{\text { VDDA1P3 }_{-}}$ | $\underset{\text { DES }}{\text { VDDA1P3_ }}$ | VSSA | SERDIN3- | SERDIN3+ | SERDIN2- | SERDIN2+ |

ADRV9009
Figure 6. Pin Configuration
Table 5. Pin Function Descriptions

| Pin No. | Type | Mnemonic | Description |
| :--- | :--- | :--- | :--- |
| A1, A4, A7, A8, A11, A14, B2 to | Input | VSSA | Analog Supply Voltage (Vss). |
| B6, B9 to B14, C4, C9, C11, |  |  |  |
| D3 to D9, D11, D12, E6, E9, |  |  |  |
| F1, F2, F5 to F10, F12 to |  |  |  |
| F14, G1 to G4, G6, G10 to |  |  |  |
| G14, H2 to H10, H13, J2, |  |  |  |
| J13, K1, K2, K13, K14, L1, L2, |  |  |  |
| M2, M9, N2, N7, N14, P2, |  |  | Differential Input for Observation Receiver 2. When unused, connect |
| P3, P10 | Input | ORX2_IN+, ORX2_IN- |  |
| A2, A3 |  |  |  |


| Pin No. | Type | Mnemonic | Description |
| :---: | :---: | :---: | :---: |
| A5, A6 | Input | RX2_IN+, RX2_IN- | Differential Input for Main Receiver 2. When unused, connect these pins to ground. |
| A9, A10 | Input | RX1_IN+, RX1_IN- | Differential Input for Main Receiver 1. When unused, connect these pins to ground. |
| A12, A13 | Input | ORX1_IN+, ORX1_IN- | Differential Input for Observation Receiver 1. When unused, connect these pins to ground. |
| B1 | Input | VDDA1P3_RX_RF | Observation Receiver Supply. |
| B7, B8 | Input | RF_EXT_LO_I/O-, RF_EXT_LO_I/O+, | Differential External LO Input/Output. If these pins are used for the external LO, the input frequency must be $2 \times$ the desired carrier frequency. When unused, do not connect these pins. |
| C1 | Input/ output | GPIO_3P3_0 | GPIO Pin Referenced to 3.3 V Supply. The alternate function is AUXDAC_4. Because this pin contains an input stage, the voltage on the pin must be controlled. When unused, this pin can be tied to ground through a resistor (to safeguard against misconfiguration), or this pin can be left floating, programmed as outputs, and driven low. |
| C2 | Input/ output | GPIO_3P3_3 | GPIO Pin Referenced to 3.3 V Supply. Because this pin contains an input stage, the voltage on the pin must be controlled. When unused, this pin can be tied to ground through a resistor (to safeguard against misconfiguration), or these pins can be left floating, programmed as outputs, and driven low. |
| C13 | Input/ output | GPIO_3P3_9 | GPIO Pin Referenced to 3.3 V Supply. The alternative function is AUXDAC_9. Because this pin contains an input stage, the voltage on the pin must be controlled. When unused, this pin can be tied to ground through a resistor (to safeguard against misconfiguration), or these pins can be left floating, programmed as outputs, and driven low. |
| D1 | Input/ output | GPIO_3P3_1 | GPIO Pin Referenced to 3.3 V Supply. The alternative function is AUXDAC_5. Because this pin contains an input stage, the voltage on the pin must be controlled. When unused, this pin can be tied to ground through a resistor (to safeguard against misconfiguration), or these pins can be left floating, programmed as outputs, and driven low. |
| D2 | Input/ output | GPIO_3P3_4 | GPIO Pin Referenced to 3.3 V Supply. The alternative function is AUXDAC_6. Because this pin contains an input stage, the voltage on the pin must be controlled. When unused, this pin can be tied to ground through a resistor (to safeguard against misconfiguration), or these pins can be left floating, programmed as outputs, and driven low. |
| D13 | Input/ output | GPIO_3P3_8 | GPIO Pin Referenced to 3.3 V Supply. The alternative function is AUXDAC_1. Because this pin contains an input stage, the voltage on the pin must be controlled. When unused, this pin can be tied to ground through a resistor (to safeguard against misconfiguration), or these pins can be left floating, programmed as outputs, and driven low. |
| D14 | Input/ output | GPIO_3P3_10 | GPIO Pin Referenced to 3.3 V Supply. The alternative function is AUXDAC_0. Because this pin contains an input stage, the voltage on the pin must be controlled. When unused, this pin can be tied to ground through a resistor (to safeguard against misconfiguration), or these pins can be left floating, programmed as outputs, and driven low. |
| E1 | Input/ output | GPIO_3P3_2 | GPIO Pin Referenced to 3.3 V Supply. Because this pin contains an input stage, the voltage on the pin must be controlled. When unused, this pin can be tied to ground through a resistor (to safeguard against misconfiguration), or these pins can be left floating, programmed as outputs, and driven low. |
| E2 | Input/ output | GPIO_3P3_5 | GPIO Pin Referenced to 3.3 V Supply. The alternative function is AUXDAC_7. Because this pin contains an input stage, the voltage on the pin must be controlled. When unused, this pin can be tied to ground through a resistor (to safeguard against misconfiguration), or these pins can be left floating, programmed as outputs, and driven low. |
| E3 | Input/ output | GPIO_3P3_6 | GPIO Pin Referenced to 3.3 V Supply. The alternative function is AUXDAC_8. Because this pin contains an input stage, the voltage on the pin must be controlled. When unused, this pin can be tied to ground through a resistor (to safeguard against misconfiguration), or these pins can be left floating, programmed as outputs, and driven low. |


| Pin No. | Type | Mnemonic | Description |
| :---: | :---: | :---: | :---: |
| E13 | Input/ output | GPIO_3P3_7 | GPIO Pin Referenced to 3.3 V Supply. The alternative function is AUXDAC_2. Because this pin contains an input stage, the voltage on the pin must be controlled. When unused, this pin can be tied to ground through a resistor (to safeguard against misconfiguration), or these pins can be left floating, programmed as outputs, and driven low. |
| E14 | Input/ output | GPIO_3P3_11 | GPIO Pin Referenced to 3.3 V Supply. The alternative function is AUXDAC_3. Because this pin contains an input stage, the voltage on the pin must be controlled. When unused, this pin can be tied to ground through a resistor (to safeguard against misconfiguration), or these pins can be left floating, programmed as outputs, and driven low. |
| C3 | Input | VDDA1P3_RX_TX | 1.3V Supply for Transmitter/Receiver Baseband Circuits, Transimpedance Amplifier (TIA), Transmitter Transconductance (GM), Baseband Filters, and Auxiliary DACs. |
| C5, C6 | Input | VDDA1P3_RF_VCO_LDO | RF VCO LDO Supply Inputs. Connect Pin C5 to Pin C6. Use a separate trace on the PCB back to a common supply point. |
| C7 | Input | VDDA1P1_RF_VCO | 1.1 V VCO Supply. Decouple this pin with $1 \mu \mathrm{~F}$. |
| C8 | Input | VDDA1P3_RF_LO | 1.3 V LO Generator for the RF Synthesizer. This pin is sensitive to supply noise. |
| C10 | Input | VDDA1P3_AUX_VCO_LDO | 1.3 V Supply. |
| C12 | Input | VDDA_3P3 | General-Purpose Output Pull-Up Voltage and Auxiliary DAC Supply Voltage. |
| C14 | Input/ output | RBIAS | Bias Resistor. Tie this pin to ground using a $14.3 \mathrm{k} \Omega$ resistor. This pin generates an internal current based on an external $1 \%$ resistor. |
| D10 | Input | VDDA1P1_AUX_VCO | 1.1 V VCO Supply. Decouple this pin with $1 \mu \mathrm{~F}$. |
| E4 | Input | VDDA1P8_BB | 1.8 V Supply for the ADC and DAC. |
| E5 | Input | VDDA1P3_BB | 1.3 V Supply for the ADC, DAC, and AUXADC. |
| E7, E8 | Input | REF_CLK_IN+, REF_CLK_IN- | Device Clock Differential Input. |
| E10 | Output | AUX_SYNTH_OUT | Auxiliary PLL Output. When unused, do not connect this pin. |
| E12 | Input | VDDA1P8_TX | 1.8 V Supply for Transmitter. |
| F3, F4, F11, E11 | Input | AUXADC_0 to AUXADC_3 | Auxiliary ADC Input. When unused, connect these pins to ground with a pull-down resistor, or connect directly to ground. |
| G5 | Input | VDDA1P3_CLOCK_SYNTH | 1.3 V Supply Input for Clock Synthesizer. Use a separate trace on the PCB back to a common supply point. |
| G7 | Input | VDDA1P3_RF_SYNTH | 1.3 V RF Synthesizer Supply Input. This pin is sensitive to supply noise. |
| G8 | Input | VDDA1P3_AUX_SYNTH | 1.3 V Auxiliary Synthesizer Supply Input. |
| G9 | Output | RF_SYNTH_VTUNE | RF Synthesizer VTUNE Output. |
| H11 | Input/ output | GPIO_12 | Digital GPIO, 1.8 V to 2.5 V . Because this pin contains an input stage, the voltage on the pin must be controlled. When unused, this pin can be tied to ground through a resistor (to safeguard against misconfiguration), or it can be left floating, programmed as output, and driven low. |
| H12 | Input/ output | GPIO_11 | Digital GPIO, 1.8 V to 2.5 V . Because this pin contains an input stage, the voltage on the pin must be controlled. When unused, this pin can be tied to ground through a resistor (to safeguard against misconfiguration), or it can be left floating, programmed as output, and driven low. |
| J11 | Input/ output | GPIO_13 | Digital GPIO, 1.8 V to 2.5 V . Because this pin contains an input stage, the voltage on the pin must be controlled. When unused, this pin can be tied to ground through a resistor (to safeguard against misconfiguration), or it can be left floating, programmed as output, and driven low. |
| $J 12$ | Input/ output | GPIO_10 | Digital GPIO, 1.8 V to 2.5 V . Because this pin contains an input stage, the voltage on the pin must be controlled. When unused, this pin can be tied to ground through a resistor (to safeguard against misconfiguration), or it can be left floating, programmed as output, and driven low. |


| Pin No. | Type | Mnemonic | Description |
| :---: | :---: | :---: | :---: |
| J3 | Input/ output | GPIO_18 | Digital GPIO, 1.8 V to 2.5 V . The joint test action group (JTAG) function is TCLK. Because this pin contains an input stage, the voltage on the pin must be controlled. When unused, this pin can be tied to ground through a resistor (to safeguard against misconfiguration), or it can be left floating, programmed as output, and driven low. |
| J7 | Input/ output | GPIO_2 | Digital GPIO, 1.8 V to 2.5 V . The user sets the JTAG function to 0 . Because this pin contains an input stage, the voltage on the pin must be controlled. When unused, this pin can be tied to ground through a resistor (to safeguard against misconfiguration), or it can be left floating, programmed as output, and driven low. |
| J8 | Input/ output | GPIO_1 | Digital GPIO, 1.8 V to 2.5 V . The user sets the JTAG function to 0 . Because this pin contains an input stage, the voltage on the pin must be controlled. When unused, this pin can be tied to ground through a resistor (to safeguard against misconfiguration), or it can be left floating, programmed as output, and driven low. |
| K5 | Input/ output | GPIO_5 | Digital GPIO, 1.8 V to 2.5 V . The JTAG function is TDO. Because this pin contains an input stage, the voltage on the pin must be controlled. When unused, this pin can be tied to ground through a resistor (to safeguard against misconfiguration), or it can be left floating, programmed as output, and driven low. |
| K6 | Input/ output | GPIO_4 | Digital GPIO, 1.8 V to 2.5 V . The JTAG function is $\overline{\mathrm{TRST}}$. Because this pin contains an input stage, the voltage on the pin must be controlled. When unused, this pin can be tied to ground through a resistor (to safeguard against misconfiguration), or it can be left floating, programmed as output, and driven low. |
| K7 | Input/ output | GPIO_3 | Digital GPIO, 1.8 V to 2.5 V . The user sets the JTAG function to 1 . Because this pin contains an input stage, the voltage on the pin must be controlled. When unused, this pin can be tied to ground through a resistor (to safeguard against misconfiguration), or it can be left floating, programmed as output, and driven low. |
| K8 | Input/ output | GPIO_0 | Digital GPIO, 1.8 V to 2.5 V . The user sets the JTAG function to 1 . Because this pin contains an input stage, the voltage on the pin must be controlled. When unused, this pin can be tied to ground through a resistor (to safeguard against misconfiguration), or it can be left floating, programmed as output, and driven low. |
| K11 | Input/ output | GPIO_14 | Digital GPIO, 1.8 V to 2.5 V . Because this pin contains an input stage, the voltage on the pin must be controlled. When unused, this pin can be tied to ground through a resistor (to safeguard against misconfiguration), or it can be left floating, programmed as output, and driven low. |
| K12 | Input/ output | GPIO_9 | Digital GPIO, 1.8 V to 2.5 V . Because this pin contains an input stage, the voltage on the pin must be controlled. When unused, this pin can be tied to ground through a resistor (to safeguard against misconfiguration), or it can be left floating, programmed as output, and driven low. |
| L5 | Input/ output | GPIO_6 | Digital GPIO, 1.8 V to 2.5 V . The JTAG function is TDI. Because this pin contains an input stage, the voltage on the pin must be controlled. When unused, this pin can be tied to ground through a resistor (to safeguard against misconfiguration), or it can be left floating, programmed as output, and driven low. |
| L6 | Input/ output | GPIO_7 | Digital GPIO, 1.8 V to 2.5 V . The JTAG function is TMS. Because this pin contains an input stage, the voltage on the pin must be controlled. When unused, this pin can be tied to ground through a resistor (to safeguard against misconfiguration), or it can be left floating, programmed as output, and driven low. |
| L11 | Input/ output | GPIO_15 | Digital GPIO, 1.8 V to 2.5 V . Because this pin contains an input stage, the voltage on the pin must be controlled. When unused, this pin can be tied to ground through a resistor (to safeguard against misconfiguration), or it can be left floating, programmed as output, and driven low. |


| Pin No. | Type | Mnemonic | Description |
| :---: | :---: | :---: | :---: |
| L12 | Input/ output | GPIO_8 | Digital GPIO, 1.8 V to 2.5 V . Because this pin contains an input stage, the voltage on the pin must be controlled. When unused, this pin can be tied to ground through a resistor (to safeguard against misconfiguration), or it can be left floating, programmed as output, and driven low. |
| M10 | Input/ output | GPIO_17 | Digital GPIO, 1.8 V to 2.5 V . Because this pin contains an input stage, the voltage on the pin must be controlled. When unused, this pin can be tied to ground through a resistor (to safeguard against misconfiguration), or it can be left floating, programmed as output, and driven low. |
| M11 | Input/ output | GPIO_16 | Digital GPIO, 1.8 V to 2.5 V . Because this pin contains an input stage, the voltage on the pin must be controlled. When unused, this pin can be tied to ground through a resistor (to safeguard against misconfiguration), or it can be left floating, programmed as output, and driven low. |
| H14, J14 | Output | TX1_OUT+, TX1_OUT- | Transmitter 1 Output. When unused, do not connect these pins. |
| H1, J1 | Output | TX2_OUT-,TX2_OUT+ | Transmitter 2 Output. When unused, do not connect these pins. |
| J4 | Input | RESET | Active Low Chip Reset. |
| J5 | Output | GP_INTERRUPT | General-Purpose Digital Interrupt Output Signal. When unused, do not connect this pin. |
| J6 | Input | TEST | Pin Used for JTAG Boundary Scan. When unused, connect this pin to ground. |
| J9 | Input/ output | SDIO | Serial Data Input in 4-Wire Mode or Input/Output in 3-Wire Mode. |
| J10 | Output | SDO | Serial Data Output. In SPI 3-wire mode, do not connect this pin. |
| K3, K4 | Input | SYSREF_IN+, SYSREF_IN- | LVDS Input. |
| K9 | Input | SCLK | Serial Data Bus Clock. |
| K10 | Input | $\overline{\mathrm{CS}}$ | Serial Data Bus Chip Select, Active Low. |
| L3, L4 | Input | $\overline{\text { SYNCIN1-, }} \overline{\text { SYNCIN1+ }}$ | LVDS Input. These pins form the sync signal associated with receiver channel data on the JESD204B interface. When unused, connect these pins to ground with a pull-down resistor, or connect these pins directly to ground. |
| L7, L10 | Input | VSSD | Digital V ${ }_{\text {ss }}$. |
| L8, L9 | Input | VDDD1P3_DIG | 1.3 V Digital Core. Connect Pin L8 and Pin L9 together. Use a wide trace to connect to a separate power supply domain. |
| L13, L14 | Output | $\overline{\text { SYNCOUT1-, }} \overline{\text { SYNCOUT1+ }}$ | LVDS Output. These pins form the sync signal associated with transmitter channel data on the JESD204B interface. When unused, do not connect these pins. |
| M1 | Input | VDDA1P1_CLOCK_VCO | 1.1 V VCO Supply. Decouple this pin with $1 \mu \mathrm{~F}$. |
| M3, M4 | Input | $\overline{\text { SYNCIN0-, }}$ SYNCINO+ | LVDS Input. These pins form the sync signal associated with receiver channel data on the JESD204B interface. When unused, connect these pins to ground with a pull-down resistor, or connect these pins directly to ground. |
| M5 | Input | RX1_ENABLE | Receiver 1 Enable Pin. When unused, connect this pin to ground with a pull-down resistor, or connect this pin directly to ground. |
| M6 | Input | TX1_ENABLE | Transmitter 1 Enable Pin. When unused, connect this pin to ground with a pull-down resistor, or connect this pin directly to ground. |
| M7 | Input | RX2_ENABLE | Receiver 2 Enable Pin. When unused, connect this pin to ground with a pull-down resistor, or connect this pin directly to ground. |
| M8 | Input | TX2_ENABLE | Transmitter 2 Enable Pin. When unused, connect this pin to ground with a pull-down resistor, or connect this pin directly to ground. |
| M12 | Input | VDD_INTERFACE | Input/Output Interface Supply, 1.8 V to 2.5 V . |
| M13, M14 | Output | $\overline{\text { SYNCOUTO-, }}$, $\overline{\text { SYNCOUTO+ }}$ | LVDS Output. These pins form the sync signal associated with transmitter channel data on the JESD204B interface. When unused, do not connect these pins. |


| Pin No. | Type | Mnemonic | Description |
| :---: | :---: | :---: | :---: |
| N1 | Input | $\begin{aligned} & \text { VDDA1P3_CLOCK_ } \\ & \text { VCO_LDO } \end{aligned}$ | 1.3V Use Separate Trace to Common Supply Point. |
| N3, N4 | Output | SERDOUT3-, SERDOUT3+ | RF Current Mode Logic (CML) Differential Output 3. When unused, do not connect these pins. |
| N5, N6 | Output | SERDOUT2-, SERDOUT2+ | RF CML Differential Output 2. When unused, do not connect these pins. |
| N8, P8 | Input | VDDA1P3_SER | 1.3 V Supply for JESD204B Serializer. |
| N9, P9 | Input | VDDA1P3_DES | 1.3 V Supply for JESD204B Deserializer. |
| N10, N11 | Input | SERDIN1-, SERDIN1+ | RF CML Differential Input 1. When unused, do not connect these pins. |
| N13, N12 | Input | SERDIN0+, SERDIN0- | RF CML Differential Input 0. When unused, do not connect these pins. |
| P1 | Output | AUX_SYNTH_VTUNE | Auxiliary Synthesizer VTUNE Output. |
| P4, P5 | Output | SERDOUT1-, SERDOUT1+, | RF CML Differential Output 1. When unused, do not connect these pins. |
| P6, P7 | Output | SERDOUTO-, SERDOUT0+, | RF CML Differential Output 0 . When unused, do not connect these pins. |
| P11, P12 | Input | SERDIN3-, SERDIN3+ | RF CML Differential Input 3. When unused, do not connect these pins. |
| P13, P14 | Input | SERDIN2-, SERDIN2+ | RF CML Differential Input 2. When unused, do not connect these pins. |

## TYPICAL PERFORMANCE CHARACTERISTICS

The temperature settings refer to the die temperature

75 MHz TO 525 MHz BAND


Figure 7. Transmitter CW Output Power vs. Transmitter LO Frequency, Transmitter QEC and External LO Leakage Active, Transmitter $50 \mathrm{MHz} / 100 \mathrm{MHz}$ Bandwidth Mode, IQ Rate $=122.88 \mathrm{MHz}$, Attenuation $=0 \mathrm{~dB}$, Not De-Embedded


Figure 8. Transmitter Image Rejection vs. Baseband Offset Frequency and Transmitter Attenuation, QEC Trained with Three Tones Placed at 10 MHz , 48 MHz , and 100 MHz (Tracking On), Total Combined Power $=-10 \mathrm{dBFS}$, Correction Then Frozen (Tracking Turned Off), CW Tone Swept Across Large Signal Bandwidth, $L O=75.2 \mathrm{MHz}$


Figure 9. Transmitter Image Rejection vs. Baseband Offset Frequency and Transmitter Attenuation, QEC Trained with Three Tones Placed at 10 MHz , 48 MHz , and 100 MHz (Tracking On), Total Combined Power $=-10 \mathrm{dBFS}$, Correction Then Frozen (Tracking Turned Off), CW Tone Swept Across Large Signal Bandwidth, $\mathrm{LO}=300 \mathrm{MHz}$


Figure 10. Transmitter Image Rejection vs. Baseband Offset Frequency and Transmitter Attenuation, QEC Trained with Three Tones Placed at 10 MHz , 48 MHz , and 100 MHz (Tracking On), Total Combined Power $=-10 \mathrm{dBFS}$, Correction Then Frozen (Tracking Turned Off), CW Tone Swept Across Large Signal Bandwidth, $\mathrm{LO}=525 \mathrm{MHz}$


Figure 11. Transmitter Pass Band Flatness vs. Baseband Offset Frequency, Off Chip Match Response De-Embedded, $\mathrm{LO}=300 \mathrm{MHz}$, Calibrated at $25^{\circ} \mathrm{C}$


Figure 12. Transmitter LO Leakage vs. Transmitter LO Frequency, Transmitter Attenuation $=0 \mathrm{~dB}$, Baseband Tone Frequency $=10 \mathrm{MHz}$, Tracked


Figure 13. Transmitter to Receiver Isolation vs. Receiver LO Frequency, Temperature $=25^{\circ} \mathrm{C}$


Figure 14. Transmitter to Transmitter Isolation vs. Transmitter LO Frequency, Temperature $=25^{\circ} \mathrm{C}$


Figure 15. Transmitter Noise vs. Transmitter Attenuator Setting, Offset $=50 \mathrm{MHz}$


Figure 16. Transmitter Adjacent Channel Leakage Ratio vs. Transmitter Attenuator Setting, Signal Offset $=0 \mathrm{MHz}, L O=75 \mathrm{MHz}, \mathrm{LTE}=20 \mathrm{MHz}$, Peak to Average Ratio $(P A R)=12$ dB, DAC Boost Normal, Upper Side and Lower Side, Performance Limited by Spectrum Analyzer at Higher Attenuation Settings


Figure 17. Transmitter Adjacent Channel Leakage Ratio vs. Transmitter Attenuator Setting, Signal Offset $=0 \mathrm{MHz}, \mathrm{LO}=300 \mathrm{MHz}, \mathrm{LTE}=20 \mathrm{MHz}$, $P A R=12 d B$, DAC Boost Normal, Upper Side and Lower Side, Performance Limited by Spectrum Analyzer at Higher Attenuation Settings


Figure 18. Transmitter Adjacent Channel Leakage Ratio vs. Transmitter Attenuator Setting, Signal Offset $=0 \mathrm{MHz}, L O=525 \mathrm{MHz}, L T E=20 \mathrm{MHz}$, $P A R=12 d B$, DAC Boost Normal, Upper Side and Lower Side, Performance Limited by Spectrum Analyzer at Higher Attenuation Settings


Figure 19. Transmitter OIP3 Right vs. Transmitter Attenuator Setting, LO $=75 \mathrm{MHz}$, Total Root Mean Square (RMS) Power $=-12 \mathrm{dBFS}, 20 \mathrm{MHz} / 25 \mathrm{MHz}$ Tones


Figure 20. Transmitter OIP3 Right vs. Transmitter Attenuator Setting, LO $=300 \mathrm{MHz}$, Total RMS Power $=-12 \mathrm{dBFS}, 20 \mathrm{MHz} / 25 \mathrm{MHz}$ Tones


Figure 21. Transmitter OIP3 Right vs. Transmitter Attenuator Setting, $L O=525 \mathrm{MHz}$, Total RMS Power $=-12 \mathrm{dBFS}, 20 \mathrm{MHz} / 25 \mathrm{MHz}$ Tones


Figure 22. Transmitter OIP3 Right vs. Baseband Tone Pair Swept Across Pass Band, $L O=75 \mathrm{MHz}$, Total RMS Power $=-12 \mathrm{dBFS}$, Transmitter Attenuation $=4 \mathrm{~dB}$


Figure 23. Transmitter OIP3 Right vs. Baseband Frequency Offset, $L O=$ 300 MHz , Total RMS Power $=-12 \mathrm{dBFS}$, Transmitter Attenuation $=4 \mathrm{~dB}$


Figure 24. Transmitter OIP3 Right vs. Baseband Frequency Offset, $L O=525 \mathrm{MHz}$, Total RMS Power $=-12 \mathrm{dBFS}$, Transmitter Attenuation $=4 \mathrm{~dB}$


Figure 25. Transmitter HD2 vs. Transmitter Attenuator Setting, Baseband Frequency $=10 \mathrm{MHz}, L O=75 \mathrm{MHz}, C W=-15 \mathrm{dBFS}$


Figure 26. Transmitter HD2 vs. Transmitter Attenuator Setting, Baseband Frequency $=10 \mathrm{MHz}, L O=300 \mathrm{MHz}, C W=-15 \mathrm{dBFS}$


Figure 27. Transmitter HD2 vs. Transmitter Attenuator Setting, Baseband Frequency $=10 \mathrm{MHz}, \mathrm{LO}=525 \mathrm{MHz}, C W=-15 \mathrm{dBFS}$


Figure 28. Transmitter HD3 vs. Transmitter Attenuator Setting, $L O=75 \mathrm{MHz}, C W=-15 \mathrm{dBFS}$, Baseband Frequency $=10 \mathrm{MHz}$


Figure 29. Transmitter HD3 vs. Transmitter Attenuator Setting, $L O=300 \mathrm{MHz}, C W=-15 \mathrm{dBFS}$, Baseband Frequency $=10 \mathrm{MHz}$


Figure 30. Transmitter HD3 vs. Transmitter Attenuator Setting, $L O=525 \mathrm{MHz}, C W=-15 \mathrm{dBFS}$, Baseband Frequency $=10 \mathrm{MHz}$


Figure 31. Transmitter HD3 Image Appears on Same Side as Desired Signal vs. Transmitter Attenuator Setting, $L O=75 \mathrm{MHz}, C W=-15 \mathrm{dBFS}$


Figure 32. Transmitter HD3 Image Appears on Same Side as Desired Signal vs. Transmitter Attenuator Setting, $L O=300 \mathrm{MHz}, C W=-15 \mathrm{dBFS}$


Figure 33. Transmitter HD3 Image Appears on Same Side as Desired Signal vs. Transmitter Attenuator Setting, $L O=525 \mathrm{MHz}, C W=-15 \mathrm{dBFS}$


Figure 34. Transmitter Attenuator Step Error vs. Transmitter Attenuator Setting, LO $=75 \mathrm{MHz}$, Baseband Frequency $=10 \mathrm{MHz}$, Backoff $=15 \mathrm{dBFS}$


Figure 35. Transmitter Attenuator Step Error vs. Transmitter Attenuator Setting, $L O=300 \mathrm{MHz}$, Baseband Frequency $=10 \mathrm{MHz}$, Backoff $=15 \mathrm{dBFS}$


Figure 36. Transmitter Attenuator Step Error vs. Transmitter Attenuator Setting, $L O=525 \mathrm{MHz}$, Baseband Frequency $=10 \mathrm{MHz}$, Backoff $=15 \mathrm{dBFS}$


Figure 37. Transmitter EVM vs. Transmitter Attenuation, $L T E=20 \mathrm{MHz}$, Signal Centered on DC, $L O=75 \mathrm{MHz}$


Figure 38. Transmitter EVM vs. Transmitter Attenuation, LTE $=20 \mathrm{MHz}$, Signal Centered on DC, LO $=300 \mathrm{MHz}$


Figure 39. Transmitter EVM vs. Transmitter Attenuation, $L T E=20 \mathrm{MHz}$, Signal Centered on DC, LO $=525 \mathrm{MHz}$


Figure 40. Observation Receiver LO Leakage vs. LO Frequency, LO $=75 \mathrm{MHz}$, 300 MHz , and 525 MHz , Attenuation $=0 \mathrm{~dB}$


Figure 41. Observation Receiver Noise Figure vs. Observation Receiver Attenuator Setting, LO $=75 \mathrm{MHz}$, Total Nyquist Integration Bandwidth


Figure 42. Observation Receiver Noise Figure vs. Observation Receiver Attenuator Setting, LO $=300 \mathrm{MHz}$, Total Nyquist Integration Bandwidth


Figure 43. Observation Receiver Noise Figure vs. Observation Receiver Attenuator Setting, LO = 525 MHz , Total Nyquist Integration Bandwidth


Figure 44. Observation Receiver IIP2, Sum and Difference Products vs. $f 1$ (Where f1 is Frequency 1) Offset Frequency, Tones Separated by 1 MHz Swept Across Pass Band at - 25 dBm Each, $L O=75 \mathrm{MHz}$, Attenuation $=0 \mathrm{~dB}$


Figure 45. Observation Receiver IIP2, Sum and Difference Products vs. f1 Offset Frequency, Tones Separated by 1 MHz Swept Across Pass Band at -25 dBm Each, LO $=300 \mathrm{MHz}$, Attenuation $=0 \mathrm{~dB}$


Figure 46. Observation Receiver IIP2, Sum and Difference Products vs. f1 Offset Frequency, Tones Separated by 1 MHz Swept Across Pass Band at -25 dBm Each, $L O=525 \mathrm{MHz}$, Attenuation $=0 \mathrm{~dB}$


Figure 47. Observation Receiver IIP2, Sum and Difference Products vs. Observation Receiver Attenuation, $\mathrm{LO}=75 \mathrm{MHz}$, Tone $1=95 \mathrm{MHz}$, Tone $2=96 \mathrm{MHz}$ at -25 dBm Plus Attenuation


Figure 48. Observation Receiver IIP2, Sum and Difference Products vs. Observation Receiver Attenuation, LO $=300 \mathrm{MHz}$, Tone $1=320 \mathrm{MHz}$, Tone $2=321 \mathrm{MHz}$ at -25 dBm Plus Attenuation


Figure 49. Observation Receiver IIP2, Sum and Difference Products vs. Observation Receiver Attenuation, $L O=525 \mathrm{MHz}$, Tone $1=545 \mathrm{MHz}$, Tone $2=546 \mathrm{MHz}$ at -25 dBm Plus Attenuation


Figure 50. Observation Receiver IIP2, f1 - f2 (Where f2 is Frequency 2) vs. Intermodulation Frequency, $L O=75 \mathrm{MHz}$, Tone $1=77 \mathrm{MHz}$, Tone 2 = Swept, -25 dBm Each, Attenuation $=0 \mathrm{~dB}$


Figure 51. Observation Receiver IIP2, f1-f2 vs. Intermodulation Frequency, $L O=300 \mathrm{MHz}$, Tone $1=302 \mathrm{MHz}$, Tone $2=$ Swept, -25 dBm Each, Attenuation $=0 d B$


Figure 52. Observation Receiver IIP2,f1-f2 vs. Intermodulation Frequency, LO = 525 MHz , Tone $1=527 \mathrm{MHz}$, Tone $2=$ Swept, -25 dBm Each, Attenuation $=0 \mathrm{~dB}$


Figure 53. Observation Receiver IIP2,f1 - f2 vs. Observation Receiver Attenuation, $\mathrm{LO}=75 \mathrm{MHz}$, Tone $1=77 \mathrm{MHz}$, Tone $2=97 \mathrm{MHz}$ at -25 dBm Plus Attenuation


Figure 54. Observation Receiver IIP2,f1-f2 vs. Observation Receiver Attenuation, $L O=300 \mathrm{MHz}$, Tone $1=302 \mathrm{MHz}$, Tone $2=322 \mathrm{MHz}$ at -25 dBm Plus Attenuation


Figure 55. Observation Receiver IIP2, f1 - f2 vs. Observation Receiver Attenuation, $L O=525 \mathrm{MHz}$, Tone $1=527 \mathrm{MHz}$, Tone $2=547 \mathrm{MHz}$ at -25 dBm Plus Attenuation


Figure 56. Observation Receiver IIP3, $2 f 1$ (Where $2 f 1$ is $2 \times f 1$ ) - f2 vs. Intermodulation Frequency, $L O=75 \mathrm{MHz}$, Attenuation $=0 d B$, Tones Separated by 1 MHz Swept Across Pass Band at - 25 dBm Each


Figure 57. Observation Receiver IIP3, $2 f 1$ - f2 vs. f1 Offset Frequency, LO = 300 MHz , Attenuation $=0 \mathrm{~dB}$, Tones Separated by 1 MHz Swept Across Pass Band at -25 dBm Each


Figure 58. Observation Receiver IIP3, $2 f 1$ - f2 vs. Observation Receiver Attenuation, $L O=75 \mathrm{MHz}$, Tone $1=100 \mathrm{MHz}$, Tone $2=101 \mathrm{MHz}$ at -24 dBm Plus Attenuation


Figure 59. Observation Receiver IIP3, $2 f 1$ - f2 vs. Attenuation, LO $=300 \mathrm{MHz}$, Tone $1=345 \mathrm{MHz}$, Tone $2=346 \mathrm{MHz}$ at -24 dBm Plus Attenuation


Figure 60. Observation Receiver IIP3, $2 f 1$ - f2 vs. Swept Pass Band Frequency, $L O=300 \mathrm{MHz}$, Attenuation $=0 \mathrm{~dB}$, Tone $1=302 \mathrm{MHz}$, Tone $2=$ Swept Across the Pass Band, Tones Separated by 1 MHz Swept Across Pass Band at -19dBm Each


Figure 61. Observation Receiver IIP3, $2 f 1$ - f2 vs. Observation Receiver Attenuation, $\mathrm{LO}=300 \mathrm{MHz}$, Tone $1=302 \mathrm{MHz}$, Tone $2=352 \mathrm{MHz}$ at -19 dBm Plus Attenuation


Figure 62. Observation Receiver Image Rejection vs. Baseband Frequency Offset and Attenuation, CW Signal Swept Across the Pass Band, LO = 75 MHz


Figure 63. Observation Receiver Image Rejection vs. Baseband Frequency Offset and Attenuation, CW Signal Swept Across the Pass Band, LO = 300 MHz


Figure 64. Observation Receiver Gain vs. Observation Receiver Attenuation, $L O=75 \mathrm{MHz}$


Figure 65. Observation Receiver Gain vs. Observation Receiver Attenuation, $L O=300 \mathrm{MHz}$


Figure 66. Observation Receiver Gain Step Error vs. Observation Receiver Attenuator, $\mathrm{LO}=75 \mathrm{MHz}$


Figure 67. Observation Receiver Gain Step Error vs. Observation Receiver Attenuator, $\mathrm{LO}=325 \mathrm{MHz}$


Figure 68. Observation Receiver Attenuator Gain Step Error vs. Observation Receiver Attenuator, $\mathrm{LO}=525 \mathrm{MHz}$


Figure 69. Normalized Observation Receiver Baseband Flatness vs. Baseband Offset Frequency, $L O=75 \mathrm{MHz}$, Attenuation $=0 \mathrm{~dB}$


Figure 70. Observation Receiver DC Offset vs. Observation Receiver Attenuation, $\mathrm{LO}=75 \mathrm{MHz}$, Baseband Frequency $=50 \mathrm{MHz}$


Figure 71. Observation Receiver DC Offset vs. Observation Receiver Attenuation, $\mathrm{LO}=325 \mathrm{MHz}$, Baseband Frequency $=50 \mathrm{MHz}$


Figure 72. Observation Receiver HD2 vs. Offset Frequency and Attenuation, $L O=75 \mathrm{MHz}$, Tone Level $=-21 \mathrm{dBm}$ Plus Attenuation


Figure 73. Observation Receiver HD2 vs. Offset Frequency and Attenuation, LO $=300 \mathrm{MHz}$, Tone Level $=-22 \mathrm{dBm}$ Plus Attenuation


Figure 74. Observation Receiver HD3 vs. Frequency Offset from LO, Tone Level $=-21 \mathrm{dBm}$ at Attenuation $=0 \mathrm{~dB}, \mathrm{LO}=75 \mathrm{MHz}$


Figure 75. Observation Receiver HD3 vs. Frequency Offset from LO, Tone Level $=-22 \mathrm{dBm}$ at Attenuation $=0 \mathrm{~dB}, \mathrm{LO}=300 \mathrm{MHz}$


Figure 76. Observation Receiver HD3 vs. Frequency Offset from LO, Tone Level $=-22 \mathrm{dBm}$ at Attenuation $=0 \mathrm{~dB}, L \mathrm{O}=525 \mathrm{MHz}$


Figure 77. Transmitter to Observation Receiver Isolation vs. LO Frequency, Temperature $=25^{\circ} \mathrm{C}$


Figure 78. LO Phase Noise vs. Frequency Offset, LO $=75 \mathrm{MHz}$, PLL Loop Bandwidth $=50 \mathrm{kHz}$


Figure 79. LO Phase Noise vs. Frequency Offset, $L O=300 \mathrm{MHz}$, PLL Loop Bandwidth $=50 \mathrm{kHz}$


Figure 80. LO Phase Noise vs. Frequency Offset, LO $=525 \mathrm{MHz}$, PLL Loop Bandwidth $=50 \mathrm{kHz}$


Figure 81. Receiver LO Leakage vs. Receiver LO Frequency $=75 \mathrm{MHz}$, 300 MHz , and 525 MHz , Receiver Attenuation = 0 dB, RF Bandwidth = 50 MHz , Sample Rate $=61.44 \mathrm{MSPS}$


Figure 82. Receiver Noise Figure vs. Receiver Attenuation, $L O=75 \mathrm{MHz}$, RF Bandwidth $=50 \mathrm{MHz}$, Sample Rate $=61.44 \mathrm{MSPS}$, Integration Bandwidth $=1 \mathrm{MHz}$ to 25 MHz


Figure 83. Receiver Noise Figure vs. Receiver Attenuation, $L O=300 \mathrm{MHz}$, RF Bandwidth $=50 \mathrm{MHz}$, Sample Rate $=61.44$ MSPS, Integration Bandwidth $=1 \mathrm{MHz}$ to 25 MHz


Figure 84. Receiver Noise Figure vs. Receiver Attenuation, $L O=525 \mathrm{MHz}$, RF Bandwidth $=50 \mathrm{MHz}$, Sample Rate $=61.44$ MSPS, Integration

Bandwidth $=1 \mathrm{MHz}$ to 25 MHz


Figure 85. Receiver Noise Figure vs. Receiver LO Frequency, Receiver Attenuation $=0$ dB, RF Bandwidth $=50 \mathrm{MHz}$, Sample Rate $=61.44 \mathrm{MSPS}$, Integration Bandwidth $= \pm 25 \mathrm{MHz}$


Figure 86. Receiver Noise Figure vs. Receiver Offset Frequency from LO, Integration Bandwidth $=200 \mathrm{kHz}, \mathrm{LO}=75 \mathrm{MHz}$


Figure 87. Receiver Noise Figure vs. Receiver Offset Frequency from LO, Integration Bandwidth $=200 \mathrm{kHz}, \mathrm{LO}=300 \mathrm{MHz}$


Figure 88. Receiver Noise Figure vs. Receiver Offset Frequency from LO, Integration Bandwidth $=200 \mathrm{kHz}, \mathrm{LO}=525 \mathrm{MHz}$


Figure 89. Receiver IIP2 vs. Receiver Attenuation, $L O=75 \mathrm{MHz}$, Tones Placed at 82.5 MHz and 83.5 MHz, -23.5 dBm Plus Attenuation


Figure 90. Receiver IIP2 vs. Receiver Attenuation, $L O=300 \mathrm{MHz}$, Tones Placed at 310 MHz and $311 \mathrm{MHz},-23.5 \mathrm{dBm}$ Plus Attenuation


Figure 91. Receiver IIP2 Sum and Difference Across Bandwidth vs. Swept Pass Band Frequency, Receiver Attenuation $=0 \mathrm{~dB}, L O=75 \mathrm{MHz}, 10$ Tone Pairs, -23.5 dBm Each


Figure 92. Receiver IIP2 Sum and Difference Across Bandwidth vs. Swept Pass Band Frequency, Receiver Attenuation $=0 \mathrm{~dB}, \mathrm{LO}=300 \mathrm{MHz}, 10$ Tone Pairs, -23.5 dBm Each


Figure 93. Receiver IIP2 vs. Receiver Attenuation, $L O=75 \mathrm{MHz}$, Tones Placed at 77 MHz and $97 \mathrm{MHz},-23.5 \mathrm{dBm}$ Plus Attenuation


Figure 94. Receiver IIP2 Sum and Difference Across Bandwidth vs. Swept Pass Band Frequency, Receiver Attenuation $=0 \mathrm{~dB}, \mathrm{LO}=75 \mathrm{MHz}$, Tone $1=$ 77 MHz, Tone 2 Swept, -23.5 dBm Each


Figure 95. Receiver IIP3 vs. Attenuation, LO $=300 \mathrm{MHz}$, Tone $1=325 \mathrm{MHz}$, Tone $2=326 \mathrm{MHz},-21 \mathrm{dBm}$ Plus Attenuation


Figure 96. Receiver IIP3 vs. Swept Pass Band Frequency, Receiver Attenuation $=0 \mathrm{~dB}, \mathrm{LO}=300 \mathrm{MHz}$, Tone $2=$ Tone $1+1 \mathrm{MHz},-21 \mathrm{dBm}$ Each


Figure 97. Receiver IIP3 vs. Attenuation, LO $=300 \mathrm{MHz}$, Tone $1=302 \mathrm{MHz}$, Tone $2=322 \mathrm{MHz},-19 \mathrm{dBm}$ Plus Attenuation


Figure 98. Receiver IIP3 vs. Swept Pass Band Frequency, Receiver Attenuation $=0 \mathrm{~dB}, \mathrm{LO}=300 \mathrm{MHz}$, Tone $1=302 \mathrm{MHz}$, Tone $2=$ Swept Across Pass Band, -19 dBm Each


Figure 99. Receiver Image vs. Baseband Frequency Offset, Attenuation $=0 \mathrm{~dB}$, RF Bandwidth $=50 \mathrm{MHz}$, Tracking Calibration Active, Sample Rate $=61.44 \mathrm{MSPS}, \mathrm{LO}=75 \mathrm{MHz}$


Figure 100. Receiver Image vs. Baseband Frequency Offset, Attenuation $=0 \mathrm{~dB}$, RF Bandwidth $=50 \mathrm{MHz}$, Tracking Calibration Active, Sample Rate $=61.44 \mathrm{MSPS}, \mathrm{LO}=300 \mathrm{MHz}$


Figure 101. Receiver Image vs. Baseband Frequency Offset, Attenuation $=0 \mathrm{~dB}$, RF Bandwidth $=50 \mathrm{MHz}$, Tracking Calibration Active, Sample Rate $=61.44 \mathrm{MSPS}, L O=525 \mathrm{MHz}$


Figure 102. Receiver Image vs. Attenuator Setting, RF Bandwidth $=25 \mathrm{MHz}$, Tracking Calibration Active, Sample Rate $=61.44 \mathrm{MSPS}, L O=75 \mathrm{MHz}$, Baseband Frequency $=25 \mathrm{MHz}$


Figure 103. Receiver Image vs. Attenuator Setting, RF Bandwidth $=25 \mathrm{MHz}$, Tracking Calibration Active, Sample Rate $=61.44 \mathrm{MSPS}, L O=325 \mathrm{MHz}$, Baseband Frequency $=25 \mathrm{MHz}$


Figure 104. Receiver Gain vs. Receiver Attenuator Setting, RF Bandwidth $=$ 50 MHz , Sample Rate $=61.44 \mathrm{MSPS}, \mathrm{LO}=75 \mathrm{MHz}$


Figure 105. Receiver Gain vs. Receiver Attenuator Setting, RF Bandwidth $=50 \mathrm{MHz}$, Sample Rate $=61.44 \mathrm{MSPS}, L O=325 \mathrm{MHz}$


Figure 106. Receiver Gain vs. Receiver Attenuator Setting, RF Bandwidth $=50 \mathrm{MHz}$, Sample Rate $=61.44 \mathrm{MSPS}, L O=525 \mathrm{MHz}$


Figure 107. Receiver Gain vs. LO Frequency, RF Bandwidth $=50 \mathrm{MHz}$, Sample Rate $=61.44$ MSPS


Figure 108. Receiver Gain Step Error vs. Receiver Attenuator Setting, $L O=75 \mathrm{MHz}$


Figure 109. Receiver Gain Step Error vs. Receiver Attenuator Setting, $L O=325 \mathrm{MHz}$


Figure 110. Receiver Gain Step Error vs. Receiver Attenuator Setting, $L O=525 \mathrm{MHz}$


Figure 111. Normalized Receiver Baseband Flatness vs. Baseband Offset Frequency, LO $=75 \mathrm{MHz}$


Figure 112. Receiver DC Offset vs. Receiver LO Frequency


Figure 113. Receiver DC Offset vs. Receiver Attenuator Setting, $L O=75 \mathrm{MHz}$


Figure 114. Receiver DC Offset vs. Receiver Attenuator Setting, LO $=525 \mathrm{MHz}$


Figure 115. Receiver HD2, Left vs. Baseband Frequency Offset and Attenuation, Tone Level $=-21 \mathrm{dBm}$ at Attenuation $=0 \mathrm{~dB}, \mathrm{X}$-Axis is Baseband Frequency Offset of Fundamental Tone, Not Frequency of HD2 Product (HD2 Product is $2 \times$ Baseband Frequency), HD2 Canceller Disabled, LO =75 MHz


Figure 116. Receiver HD2 Left vs. Baseband Frequency Offset and Attenuation, Tone Level $=-21 \mathrm{dBm}$ at Attenuation $=0 \mathrm{~dB}, X$-Axis is Baseband Frequency Offset of Fundamental Tone, Not Frequency of HD2 Product (HD2 Product Is $2 \times$ Baseband Frequency), HD2 Canceller Disabled, LO = 300 MHz


Figure 117. Receiver HD2 Left vs. Baseband Frequency Offset and Attenuation, Tone Level $=-21 \mathrm{dBm}$ at Attenuation $=0 d B, X$-Axis is Baseband Frequency Offset of Fundamental Tone, Not Frequency of HD2 Product (HD2 Product Is $2 \times$ Baseband Frequency), HD2 Canceller Disabled, LO =525 MHz


Figure 118. Receiver HD3, Left and Right vs. Frequency Offset from LO and Attenuation, Tone Level $=-16 \mathrm{dBm}$ at Attenuation $=0 \mathrm{~dB}, \mathrm{LO}=75 \mathrm{MHz}$


Figure 119. Receiver HD3, Left and Right vs. Frequency Offset from LO, Tone Level $=-17 \mathrm{dBm}$ at Attenuation $=0 \mathrm{~dB}, \mathrm{LO}=300 \mathrm{MHz}$


Figure 120. Receiver HD3, Left and Right vs. Frequency Offset from LO, Tone Level $=-17 \mathrm{dBm}$ at Attenuation $=0 \mathrm{~dB}, \mathrm{LO}=525 \mathrm{MHz}$


Figure 121. Receiver EVM vs. LTE 20 MHz RF Input Power, LTE 20 MHz RF Signal, LO $=75 \mathrm{MHz}$, Default AGC Settings


Figure 122. Receiver EVM vs. LTE 20 MHz RF Input Power, LTE 20 MHz RF Signal, LO = 300 MHz , Default AGC Settings


Figure 123. Receiver EVM vs. LTE 20 MHz RF Input Power, LTE 20 MHz RF Signal, LO = 525 MHz, Default AGC Settings


Figure 124. Receiver to Receiver Isolation vs. LO Frequency, Baseband Frequency $=10 \mathrm{MHz}$


Figure 125. LO Phase Noise vs. Frequency Offset, $L O=75 \mathrm{MHz}$, PLL Loop
Bandwidth $=50 \mathrm{kHz}$


Figure 126. LO Phase Noise vs. Frequency Offset, LO $=300 \mathrm{MHz}$, PLL Loop Bandwidth $=50 \mathrm{kHz}$


Figure 127. LO Phase Noise vs. Frequency Offset, $L O=525 \mathrm{MHz}$, PLL Loop Bandwidth $=50 \mathrm{kHz}$

## ADRV9009

## 650 MHz TO 3000 MHz BAND



Figure 128. Transmitter Matching Circuit Path Loss vs. LO Frequency, Can be Used for De-Embedding Performance Data


Figure 129. Transmitter CW Output Power vs. Transmitter LO Frequency, Transmitter QEC and External LO Leakage Active, Transmitter in $200 \mathrm{MHz} / 450 \mathrm{MHz}$ Bandwidth Mode, IQ Rate $=491.52 \mathrm{MHz}, 0 \mathrm{~dB}$ Attenuation, Not De-Embedded


Figure 130. Transmitter Image Rejection Across Large Signal Bandwidth vs. Baseband Frequency Offset and Attenuation, QEC Trained with Three Tones Placed at $10 \mathrm{MHz}, 50 \mathrm{MHz}$, and 100 MHz (Tracking On), Total Combined Power $=-6 \mathrm{dBFS}$, Correction Then Frozen (Tracking Turned Off), CW Tone Swept Across Large Signal Bandwidth


Figure 131. Transmitter Pass Band Flatness vs. Baseband Offset Frequency, $L O=2600 \mathrm{MHz}$


Figure 132. Transmitter LO Leakage vs. Baseband LO Frequency, Transmitter Attenuation $=0 d B$


Figure 133. Transmitter to Receiver Isolation vs. Receiver LO Frequency


Figure 134. Transmitter to Transmitter Isolation vs. Transmitter LO Frequency, Temperature $=25^{\circ} \mathrm{C}$


Figure 135. Transmitter Noise vs. Transmitter Attenuator Setting,


Figure 136. Transmitter Adjacent Channel Leakage Ratio vs. Transmitter Attenuator Setting, Signal Offset $90 \mathrm{MHz}, L O=650 \mathrm{MHz}, ~ L T E 20 ~ P A R=12 \mathrm{~dB}$, Upper Side and Lower Side


Figure 137. Transmitter Adjacent Channel Leakage Ratio vs. Transmitter Attenuator Setting, Signal Offset $=90 \mathrm{MHz}, \mathrm{LO}=1850 \mathrm{MHz}, \mathrm{LTE} 20 \mathrm{MHz}$, $P A R=12 d B$, Upper Side and Lower Side


Figure 138. Transmitter Adjacent Channel Leakage Ratio vs. Transmitter Attenuator Setting, Signal Offset $=90 \mathrm{MHz}, \mathrm{LO}=2850 \mathrm{MHz}, L T E 20 \mathrm{MHz}$, $P A R=12 d B$, Upper Side and Lower Side


Figure 139. Transmitter OIP3, Right or Upper Sideband vs. Transmitter Attenuator Setting, LO = $850 \mathrm{MHz}, 15 \mathrm{~dB}$ Digital Backoff per Tone


Figure 140. Transmitter OIP3, Right vs. Transmitter Attenuator Setting, LO = 1850 MHz, 15 dB Digital Backoff per Tone


Figure 141. Transmitter OIP3, Right vs. Transmitter Attenuator Setting, LO = 2650 MHz , 15 dB Digital Backoff per Tone


Figure 142. Transmitter OIP3, Right vs. Baseband Tone Pair Swept Across Pass Band, $L O=850 \mathrm{MHz}, 15 \mathrm{~dB}$ Digital Backoff per Tone


Figure 143. Transmitter OIP3, Right vs. Baseband Tone Pair Swept Across Pass Band, $L O=1850$ MHz 15 dB Digital Backoff per Tone


Figure 144. Transmitter OIP3, Right vs. Baseband Tone Pair Swept Across Pass Band, $L O=2850 \mathrm{MHz}, 15 \mathrm{~dB}$ Digital Backoff per Tone


Figure 145. Transmitter HD2 vs. Transmitter Attenuator Setting, Baseband Frequency $=10 \mathrm{MHz}, L O=1850 \mathrm{MHz}$, Digital Backoff $=15 \mathrm{~dB}$


Figure 146. Transmitter HD3 vs. Transmitter Attenuator Setting, LO $=650 \mathrm{MHz}$, Digital Backoff $=15 \mathrm{~dB}$


Figure 147. Transmitter HD3 vs. Transmitter Attenuator Setting, $L O=1850 \mathrm{MHz}$, Digital Backoff $=15 \mathrm{~dB}$


Figure 148. Transmitter HD3 vs. Transmitter Attenuator Setting, $L O=2850 \mathrm{MHz}$, Digital Backoff $=15 \mathrm{~dB}$


Figure 149. Transmitter HD3 Image Appears on Same Sideband as Desired Signal vs. Transmitter Attenuator Setting, LO $=1850 \mathrm{MHz}$ Digital Backoff $=15 \mathrm{~dB}$


Figure 150. Transmitter Attenuation Step Error vs. Transmitter Attenuator Setting, $L O=650 \mathrm{MHz}$


Figure 151. Amplitude vs. Frequency, Transmitter Output Spurious, Transmitter $1=650 \mathrm{MHz}, L T E=5 \mathrm{MHz}$, Offset $=10 \mathrm{MHz}, R M S=-12 \mathrm{dBFS}$, Temperature $=25^{\circ} \mathrm{C}$


Figure 152. Amplitude vs. Frequency, Transmitter Output Spurious, Transmitter $2=650 \mathrm{MHz}, L T E=5 \mathrm{MHz}$, Offset $=10 \mathrm{MHz}, R M S=-12 \mathrm{dBFS}$, Temperature $=25^{\circ} \mathrm{C}$


Figure 153. Amplitude vs. Frequency, Transmitter Output Spurious, Transmitter 1 $=1850 \mathrm{MHz}, L T E=5 \mathrm{MHz}$, Offset $=10 \mathrm{MHz}, R M S-12 \mathrm{dBFS}$, Temperature $=25^{\circ} \mathrm{C}$


Figure 154. Amplitude vs. Frequency, Transmitter Output Spurious, Transmitter $2=1850 \mathrm{MHz}, L T E=5 \mathrm{MHz}$, Offset $=10 \mathrm{MHz}, R M S=-12 \mathrm{dBFS}$, Temperature $=25^{\circ} \mathrm{C}$


Figure 155. Amplitude vs. Frequency, Transmitter Output Spurious, Transmitter $1=2850 \mathrm{MHz}, L T E=5 \mathrm{MHz}$, Offset $=10 \mathrm{MHz}, R M S=-12 \mathrm{dBFS}$, Temperature $=25^{\circ} \mathrm{C}$


Figure 156. Amplitude vs. Frequency, Transmitter Output Spurious, Transmitter $2=2850 \mathrm{MHz}, L T E=5 \mathrm{MHz}$, Offset $=10 \mathrm{MHz}, R M S=-12 \mathrm{dBFS}$, Temperature $=25^{\circ} \mathrm{C}$


Figure 157. Observation Receiver Matching Circuit Path Loss vs. LO Frequency, Can Be Used for De-Embedding Performance Data


Figure 158. Observation Receiver LO Leakage vs. Transmitter LO Frequency,


Figure 159. Observation Receiver Noise Figure vs. Observation Receiver LO Frequency, Total Nyquist Integration Bandwidth


Figure 160. Observation Receiver IIP2, Sum and Difference Products vs. Swept Pass Band Frequency, $L O=650 \mathrm{MHz}$, Attenuation $=0 \mathrm{~dB}$


Figure 161. Observation Receiver IIP2, Sum and Difference Products vs. Swept Pass Band Frequency, LO $=1800 \mathrm{MHz}$, Attenuation $=0 \mathrm{~dB}$


Figure 162. Observation Receiver IIP2, Sum and Difference Products vs. Swept Pass Band Frequency, $L O=2850 \mathrm{MHz}$, Attenuation $=0 \mathrm{~dB}$


Figure 163. Observation Receiver IIP2, Sum and Difference Products vs. Attenuation, Tone $1=1845 \mathrm{MHz}$, Tone $2=1846 \mathrm{MHz}$ at -19 dBm Plus Attenuation, $\mathrm{LO}=1800 \mathrm{MHz}$


Figure 164. Observation Receiver IIP2,f1 - f2 vs. f1 Offset Frequency, LO = 650 MHz , Tone $1=652 \mathrm{MHz}$, Tone $2=$ Swept at -19 dBm Each, Attenuation $=0 \mathrm{~dB}$


Figure 165. Observation Receiver IIP2, f1 - f2 vs. f1 Offset Frequency, LO = 1800 MHz , Tone $1=1802 \mathrm{MHz}$, Tone 2 = Swept at -19 dBm Each, Attenuation = $0 d B$


Figure 166. Observation Receiver IIP2, f1 - f2 vs. f1 Offset Frequency, LO = 2850 MHz , Tone $1=2852 \mathrm{MHz}$, Tone 2 = Swept at -19 dBm Each, Attenuation $=0 \mathrm{~dB}$


Figure 167. Observation Receiver IIP2, f1 - f2 vs. Attenuation, $L O=1800 \mathrm{MHz}$, Tone $1=1802 \mathrm{MHz}$, Tone $2=1902 \mathrm{MHz}$ at -19 dBm Plus Attenuation


Figure 168. Observation Receiver IIP3, 2f1-f2 vs. f1 Offset Frequency, LO $=650 \mathrm{MHz}$, Attenuation $=0 \mathrm{~dB}$, Tones Separated by 1 MHz Swept Across Pass Band at-19dBm Each

f1 OFFSET FREQUENCY (MHz)

Figure 169. Observation Receiver IIP3, $2 f 1$ - f2 vs. f1 Offset Frequency, LO $=1800 \mathrm{MHz}$, Attenuation $=0 \mathrm{~dB}$, Tones Separated by 1 MHz Swept Across Pass Band at-19dBm Each


Figure 170. Observation Receiver IIP3, $2 f 1$ - f2 vs. f1 Offset Frequency, LO $=2850 \mathrm{MHz}$, Attenuation $=0 \mathrm{~dB}$, Tones Separated by 1 MHz Swept Across Pass Band at -19 dBm Each


Figure 171. Observation Receiver IIP3, $2 f 1$ - f2 vs. Attenuation, $L O=1800 \mathrm{MHz}$, Tone $1=1895 \mathrm{MHz}$, Tone $2=1896 \mathrm{MHz}$ at -19 dBm Plus Attenuation


Figure 172. Observation Receiver IIP3, 2f1 - f2 vs. Intermodulation Frequency, LO $=650 \mathrm{MHz}$, Tone $1=652 \mathrm{MHz}$, Tone $2=$ Swept at -19 dBm Each


Figure 173. Observation Receiver IIP3, 2f1 - f2 vs. Intermodulation Frequency, $L O=1800 \mathrm{MHz}$, Tone $1=1802 \mathrm{MHz}$, Tone $2=$ Swept at -19 dBm Each


Figure 174. Observation Receiver IIP3, $2 f 1$ - f2 vs. Intermodulation Frequency, $L O=2850 \mathrm{MHz}$, Tone $1=2852 \mathrm{MHz}$, Tone $2=$ Swept at -19 dBm Each


Figure 175. Observation Receiver IIP3, $2 f 1$ - f2 vs. Attenuation, LO = 1800 MHz , Tone $1=1802 \mathrm{MHz}$, Tone $2=1922 \mathrm{MHz}$ at -19 dBm Plus Attenuation


Figure 176. Observation Receiver Image Rejection vs. Baseband Frequency Offset, CW Signal Swept Across the Pass Band, LO $=650 \mathrm{MHz}$


Figure 177. Observation Receiver Image Rejection vs. Baseband Frequency Offset, CW Signal Swept Across the Pass Band, LO $=1850 \mathrm{MHz}$


Figure 178. Observation Receiver Image Rejection vs. Baseband Frequency Offset, CW Signal Swept Across the Pass Band, LO $=2850 \mathrm{MHz}$


Figure 179. Observation Receiver Gain vs. Observation Receiver Attenuation, LO $=650 \mathrm{MHz}$


Figure 180. Observation Receiver Gain vs. Observation Receiver Attenuation, $L O=1800 \mathrm{MHz}$


Figure 181. Observation Receiver Gain vs. Observation Receiver Attenuation, $L O=2800 \mathrm{MHz}$


Figure 182. Transmitter Pass Band Flatness vs. Observation Receiver Attenuator Setting, LO $=2600 \mathrm{MHz}$


Figure 183. Observation Receiver Pass Band Flatness vs. Baseband Frequency Offset, $\mathrm{LO}=1800 \mathrm{MHz}$


Figure 184. Observation Receiver DC Offset vs. Attenuation, LO = 1850 MHz


Figure 185. Observation Receiver HD2 vs. Offset Frequency and Attenuation, $L O=650 \mathrm{MHz}$, Tone Level $=-20 \mathrm{dBm}$ at 0 dB Attenuation


Figure 186. Observation Receiver HD2 vs. Offset Frequency and Attenuation, $L O=1850 \mathrm{MHz}$, Tone Level $=-20 \mathrm{dBm}$ at 0 dB Attenuation


Figure 187. Observation Receiver HD2 vs. Offset Frequency and Attenuation, $L O=2850 \mathrm{MHz}$, Tone Level $=-20 \mathrm{dBm}$ at 0 dB Attenuation


Figure 188. Observation Receiver HD3 vs. Offset Frequency, $L O=650 \mathrm{MHz}$, Tone Level $=-20 \mathrm{dBm}$ at 0 dB Attenuation


Figure 189. Observation Receiver HD3 vs. Offset Frequency, LO $=1850 \mathrm{MHz}$, Tone Level $=-20 \mathrm{dBm}$ at 0 dB Attenuation


Figure 190. Observation Receiver HD3 vs. Offset Frequency, LO $=2850 \mathrm{MHz}$, Tone Level $=-20 \mathrm{dBm}$ at 0 dB Attenuation


Figure 191. Observation Receiver HD3, Left and Right vs. Offset Frequency, $L O=1850 \mathrm{MHz}$, Observation Receiver Attenuation $=0 \mathrm{~dB}$ and 11.5 dB


Figure 192. Transmitter to Observation Receiver Isolation vs. LO Frequency, Temperature $=25^{\circ} \mathrm{C}$


Figure 193. Receiver Matching Circuit Path Loss vs. LO Frequency, Can be Used for De-Embedding Performance Data


Figure 194. Receiver LO Leakage vs. Receiver LO Frequency, Receiver Attenuation $=0$ dB, RF Bandwidth $=200 \mathrm{MHz}$, Sample Rate $=245.76$ MSPS


Figure 195. Receiver Noise Figure vs. Attenuation, $L O=650 \mathrm{MHz}$, Receiver Bandwidth $=200$ MHz Bandwidth, Sample Rate $=245.76$ MSPS, Integration Bandwidth $=500 \mathrm{kHz}$ to 100 MHz


Figure 196. Receiver Noise Figure vs. Attenuation, LO $=1850 \mathrm{MHz}$, Receiver Bandwidth $=200$ MHz Bandwidth, Sample Rate $=245.76$ MSPS, Integration Bandwidth $=500 \mathrm{kHz}$ to 100 MHz


Figure 197. Receiver Noise Figure vs. Receiver Attenuation, LO $=2850 \mathrm{MHz}$, Receiver Bandwidth = 200 MHz Bandwidth, Sample Rate = 245.76 MSPS, Integration Bandwidth $=500 \mathrm{kHz}$ to 100 MHz


Figure 198. Receiver Noise Figure vs. Receiver LO Frequency, Receiver Attenuation $=0 \mathrm{~dB}, R F$ Bandwidth $=200 \mathrm{MHz}$, Sample Rate $=245.76$ MSPS, Integration Bandwidth $= \pm 100 \mathrm{MHz}$


Figure 199. Receiver Noise Figure vs. Receiver Offset Frequency from LO, $L O=650 \mathrm{MHz}$


Figure 200. Receiver Noise Figure vs. Receiver Offset Frequency from LO, $L O=1850 \mathrm{MHz}$


Figure 201. Receiver Noise Figure vs. Receiver Offset Frequency from LO, $L O=2850 \mathrm{MHz}$


Figure 202. Receiver Noise Figure vs. CW Out of Band Blocker Level, Receiver $L O=1685 \mathrm{MHz}$, Blocker $=2085 \mathrm{MHz}$


Figure 203. Receiver IIP2 vs. Receiver Attenuation, LO $=1800 \mathrm{MHz}$, Tones Placed at 1845 MHz and $1846 \mathrm{MHz},-21 \mathrm{dBm}$ Each at Attenuation $=0 \mathrm{~dB}$


Figure 204. Receiver IIP2 Sum and Difference Across Bandwidth vs Swept Pass Band Frequency, LO $=800 \mathrm{MHz}$


Figure 205. Receiver IIP2 Sum and Difference Across Bandwidth vs Swept Pass Band Frequency, $\mathrm{LO}=1800 \mathrm{MHz}$


Figure 206. Receiver IIP2 Sum and Difference Across Bandwidth vs Swept Pass Band Frequency, LO $=2900$ MHz


Figure 207. Receiver IIP2 vs. Swept Pass Band Frequency, LO = 1800 MHz, Tones Placed at 1802 MHz and $1892 \mathrm{MHz},-21 \mathrm{dBm}$ Each at Attenuation $=0 \mathrm{~dB}$


Figure 208. Receiver IIP2 Sum and Difference Across Bandwidth vs. Swept Pass Band Frequency, Receiver Attenuation $=0 \mathrm{~dB}, \mathrm{LO}=800 \mathrm{MHz}$, Tone $1=802$ MHz, Tone 2 Swept, -21 dBm Each


Figure 209. Receiver IIP2 Sum and Difference Across Bandwidth vs. Swept Pass Band Frequency, Receiver Attenuation $=0$ dB, LO $=1800 \mathrm{MHz}$, Tone $1=1802 \mathrm{MHz}$, Tone 2 = Swept, -21 dBm Each


Figure 210. Receiver IIP2 Sum and Difference Across Bandwidth vs. Swept Pass Band Frequency, Receiver Attenuation $=0$ dB, LO $=2900 \mathrm{MHz}$, Tone $1=2902 \mathrm{MHz}$, Tone 2 = Swept, -21 dBm Each


Figure 211. Receiver IIP3 vs. Attenuation, LO = 1800 MHz , Tone $1=1890 \mathrm{MHz}$, Tone $2=1891 \mathrm{MHz},-21 \mathrm{dBm}$ Each at Attenuation $=0 \mathrm{~dB}$


Figure 212. Receiver IIP3 vs. Swept Pass Band Frequency, Receiver Attenuation $=0 \mathrm{~dB}, \mathrm{LO}=800 \mathrm{MHz}$, Tone $2=$ Tone $1+1 \mathrm{MHz}$, -21 dBm Each, Swept Across Pass Band


Figure 213. Receiver IIP3 vs. Swept Pass Band Frequency, Receiver Attenuation $=0 \mathrm{~dB}, \mathrm{LO}=1800 \mathrm{MHz}$, Tone $2=$ Tone $1+1 \mathrm{MHz},-21 \mathrm{dBm}$ Each, Swept Across Pass Band


Figure 214. Receiver IIP3 vs. Swept Pass Band Frequency, Receiver Attenuation $=0 \mathrm{~dB}, \mathrm{LO}=2900 \mathrm{MHz}$, Tone $2=$ Tone $1+1 \mathrm{MHz},-21 \mathrm{dBm}$ Each, Swept Across Pass Band


Figure 215. Receiver IIP3 vs. Attenuation, $L O=1800 \mathrm{MHz}$, Tone $1=1802 \mathrm{MHz}$, Tone $2=1892 \mathrm{MHz},-21 \mathrm{dBm}$ Each at Attenuation $=0 \mathrm{~dB}$


Figure 216. Receiver IIP3 vs. Swept Pass Band Frequency, Receiver Attenuation $=0 \mathrm{~dB}, \mathrm{LO}=800 \mathrm{MHz}$, Tone $1=802 \mathrm{MHz}$, Tone $2=$ Swept Across Pass Band, - 21 dBm Each


Figure 217. Receiver IIP3 vs. Swept Pass Band Frequency, Receiver Attenuation $=0 \mathrm{~dB}, \mathrm{LO}=1800 \mathrm{MHz}$, Tone $1=1802 \mathrm{MHz}$, Tone $2=$ Swept Across Pass Band, -21 dBm Each


Figure 218. Receiver IIP3 vs. Swept Pass Band Frequency, Receiver Attenuation $=0 \mathrm{~dB}, \mathrm{LO}=2900 \mathrm{MHz}$, Tone $1=2902 \mathrm{MHz}$, Tone $2=$ Swept Across Pass Band, -21 dBm Each


Figure 219. Receiver Image vs. Baseband Frequency Offset, Attenuation $=0$ dB, RF Bandwidth $=200 \mathrm{MHz}$, Tracking Calibration Active, Sample Rate $=245.76 \mathrm{MSPS}, \mathrm{LO}=650 \mathrm{MHz}$


Figure 220. Receiver Image vs. Baseband Frequency Offset, Attenuation $=0$ dB, RF Bandwidth $=200$ MHz, Tracking Calibration Active Sample Rate $=245.76$ MSPS, $L O=1850 \mathrm{MHz}$


Figure 221. Receiver Image vs. Baseband Frequency Offset, Attenuation $=0$ dB, RF Bandwidth $=200 \mathrm{MHz}$, Tracking Calibration Active, Sample Rate $=245.76 \mathrm{MSPS}, \mathrm{LO}=2850 \mathrm{MHz}$


Figure 222. Receiver Image vs. Attenuator Setting, RF Bandwidth $=200 \mathrm{MHz}$, Tracking Calibration Active, Sample Rate $=245.76$ MSPS, $L O=1850 \mathrm{MHz}$


Figure 223. Receiver Gain vs. Receiver Attenuation, $R$ F Bandwidth $=20 \mathrm{MHz}$, Sample Rate $=245.76$ MSPS, $L O=1850 \mathrm{MHz}$


Figure 224. Receiver Gain vs. LO Frequency, RF Bandwidth $=20 \mathrm{MHz}$, Sample Rate $=245.76$ MSPS


Figure 225. Receiver Gain Step Error vs. Receiver Attenuator Setting over Temperature


Figure 226. Normalized Receiver Baseband Flatness vs. Baseband Offset Frequency, LO $=2600 \mathrm{MHz}$


Figure 227. Receiver DC Offset vs. Receiver LO Frequency


Figure 228. Receiver DC Offset vs. Receiver Attenuator Setting, LO = 1850 MHz


Figure 229. Receiver HD2, Left vs. Baseband Frequency Offset and Attenuation, Tone Level $=-15 \mathrm{dBm}$ at Attenuation $=0$, HD2 Correction Configured for Low-Side Optimization, $X$-Axis = Baseband Frequency Offset of Fundamental Tone, Not the Frequency of the HD2 Product (HD2 Product = $2 \times$ Baseband Frequency), $L O=650 \mathrm{MHz}$


Figure 230. Receiver HD2, Left vs. Baseband Frequency Offset and Attenuation, Tone Level $=-15 \mathrm{dBm}$ at Attenuation $=0$, HD2 Correction Configured for Low-Side Optimization, $X$-Axis = Baseband Frequency Offset of the Fundamental Tone, Not the Frequency of the HD2 Product (HD2 Product $=2 \times$ the Baseband Frequency), LO $=1850 \mathrm{MHz}$


Figure 231. Receiver HD3, Left and Right vs. Frequency Offset from LO, Tone Level $=-15 \mathrm{dBm}$ at Attenuation $=0, L O=650 \mathrm{MHz}$

Figure 232. Receiver HD3, Left and Right vs. Frequency Offset from LO, Tone Level $=-15 \mathrm{dBm}$ at Attenuation $=0, L O=1850 \mathrm{MHz}$


Figure 233. Receiver HD3 vs. Frequency Offset from LO, Tone Level = -15 dBm at Attenuation $=0, \mathrm{LO}=2850 \mathrm{MHz}$


Figure 234. Receiver HD3, Left and Right vs. Frequency Offset from LO, Baseband Tone Held Constant, Tone Level Increased 1 for 1 as Attenuator is Swept from 0 dB to 30 dB, HD3 Right (High-Side): Tone on Same Side as HD3 Product, HD3 Left (Low-Side): Tone on Opposite Side as HD3 Product, CW Signal, $L O=1850 \mathrm{MHz}$, Tone Level $=-15 \mathrm{dBm}$ at Attenuation $=0 \mathrm{~dB}$


Figure 235. Receiver EVM vs. LTE20 RF Input Power, LTE $=20 \mathrm{MHz}$ RF Signal, $L O=600 \mathrm{MHz}$


Figure 236. Receiver EVM vs. LTE20 RF Input Power, LTE $=20 \mathrm{MHz}$ RF Signal, $L O=1800 \mathrm{MHz}$


Figure 237. Receiver EVM vs. LTE20 RF Input Power, LTE $=20 \mathrm{MHz}$ RF Signal, $L O=2700 \mathrm{MHz}$


Figure 238. Receiver to Receiver Isolation vs. LO Frequency


Figure 239. LO Phase Noise vs. Frequency Offset, LO $=1900 \mathrm{MHz}$, RMS Phase Error Integrated from 2 kHz to 18 MHz , Spectrum Analyzer Limits Far Out Noise

## 3400 MHz TO 4800 MHz BAND



Figure 240. Transmitter Path Loss vs. LO Frequency (Simulation), Can Be Used for De-Embedding Performance Data


Figure 241. Transmitter CW Output Power vs. Transmitter LO Frequency, Transmitter QEC and External LO Leakage Active, Transmitter in $200 \mathrm{MHz} / 450 \mathrm{MHz}$ Bandwidth Mode, IQ Rate $=491.52 \mathrm{MHz}$, Attenuation $=0 \mathrm{~dB}$, Not De-Embedded


Figure 242. Transmitter Image Rejection Across Large Signal Bandwidth vs. Baseband Offset Frequency and Attenuation, QEC Trained with Three Tones Placed at $10 \mathrm{MHz}, 50 \mathrm{MHz}$, and 100 MHz (Tracking On), Total Combined Power $=-6 d B F S$, Correction Then Frozen (Tracking Turned Off), CW Tone Swept Across Large Signal Bandwidth, LO = 3700 MHz


Figure 243. Transmitter Image Rejection Across Large Signal Bandwidth vs. Baseband Offset Frequency and Attenuation, QEC Trained with Three Tones (Tracking On), Total Combined Power $=-6$ dBFS, Correction Then Frozen (Tracking Turned Off), CW Tone Swept Across Large Signal Bandwidth, $L O=4600 \mathrm{MHz}$


Figure 244. Transmitter Pass Band Flatness vs. Baseband Offset Frequency, Off Chip Match Response De-Embedded, LO $=3600 \mathrm{MHz}$


Figure 245. Transmitter Pass Band Flatness vs. Baseband Offset Frequency, Off Chip Match Response De-Embedded, $\mathrm{LO}=4600 \mathrm{MHz}$


Figure 246. Transmitter LO Leakage vs. Transmitter LO Frequency, Transmitter Attenuation $=0 \mathrm{~dB}$


Figure 247. Transmitter to Receiver Isolation vs. Receiver LO Frequency, Temperature $=-40^{\circ} \mathrm{C},+25^{\circ} \mathrm{C}$, and $+110^{\circ} \mathrm{C}$


Figure 248. Transmitter to Transmitter Isolation vs. Transmitter LO Frequency, Temperature $=25^{\circ} \mathrm{C}$


Figure 249. Transmitter Noise vs. Transmitter Attenuator Setting


Figure 250. Transmitter OIP3, Right vs. Transmitter Attenuator Setting, $L O=3600 \mathrm{MHz}$, Total RMS Power $=-12 \mathrm{dBFS}$


Figure 251. Transmitter OIP3, Right vs. Transmitter Attenuator Setting, $L O=4600 \mathrm{MHz}$, Total RMS Power $=-12 \mathrm{dBFS}$


Figure 252. Transmitter OIP3 Right vs. Baseband Tone Pair Swept Across Pass Band, $L O=3600 \mathrm{MHz}$, Total RMS Power $=-12 \mathrm{dBFS}$


Figure 253. Transmitter OIP3 Right vs. Baseband Tone Pair Swept Across Pass Band, $L O=4600 \mathrm{MHz}$, Total RMS Power $=-12 \mathrm{dBFS}$


Figure 254. Transmitter HD2 vs. Transmitter Attenuator Setting, Baseband Frequency $=10 \mathrm{MHz}, L O=3600 \mathrm{MHz}, C W=-15 \mathrm{dBFS}$


Figure 255. Transmitter HD2 vs. Transmitter Attenuator Setting, Baseband Frequency $=10 \mathrm{MHz}, L O=4600 \mathrm{MHz}, C W=-15 \mathrm{dBFS}$


Figure 256. Transmitter HD3 vs. Transmitter Attenuator Setting, $L O=3600 \mathrm{MHz}, C W=-15 \mathrm{dBFS}$, Baseband Frequency $=10 \mathrm{MHz}$


Figure 257. Transmitter HD3 vs. Transmitter Attenuator Setting, $L O=4600 \mathrm{MHz}, C W=-15 \mathrm{dBFS}$, Baseband Frequency $=10 \mathrm{MHz}$


Figure 258. Transmitter HD3 Image Appears on Same Side as Desired Signal vs. Transmitter Attenuator Setting, LO $=3600 \mathrm{MHz}, C W=-15 \mathrm{dBFS}$


Figure 259. Transmitter HD3 Image Appears on Same Side as Desired Signal vs. Transmitter Attenuator Setting, $L O=4600 \mathrm{MHz}, C W=-15 \mathrm{dBFS}$


Figure 260. Transmitter Attenuator Step Error vs. Transmitter Attenuator Setting, LO $=3600 \mathrm{MHz}$


Figure 261. Transmitter Attenuator Step Error vs. Transmitter Attenuator Setting, $L O=4600 \mathrm{MHz}$


Figure 262. EVM vs. Transmitter Attenuation, LTE $=20 \mathrm{MHz}$ Signal Centered on $D C, L O=3600 \mathrm{MHz}$


Figure 263. EVM vs. Transmitter Attenuation, LTE $=20 \mathrm{MHz}$ Signal Centered on $D C, L O=4600 \mathrm{MHz}$


Figure 264. Amplitude vs. Frequency, Transmitter Output Spurious, Transmitter $1=4600 \mathrm{MHz}, L T E=5 \mathrm{MHz}$, Offset $=10 \mathrm{MHz}$, RMS Ripple in Noise Floor Due to Spectrum Analyzer $=-12 \mathrm{dBFS}$, Temperature $=25^{\circ} \mathrm{C}$


Figure 265. Observation Receiver Off Chip Matching Circuit Path Loss vs. LO Frequency, Simulation, Can be Used for De-Embedding Performance Data


Figure 266. Observation Receiver LO Leakage vs. LO Frequency, from 3600 MHz to 4600 MHz


Figure 267. Observation Receiver Noise Figure vs. Observation Receiver Attenuator Setting, LO = 3600 MHz , Total Nyquist Integration Bandwidth


Figure 268. Observation Receiver Noise Figure vs. Observation Receiver Attenuator Setting, LO $=4600 \mathrm{MHz}$, Total Nyquist Integration Bandwidth


Figure 269. Observation Receiver IIP2, Sum and Difference Products vs. f1 Offset Frequency, Tones Separated by 1 MHz Swept Across Pass Band at -22 dBm Each, $\mathrm{LO}=3600 \mathrm{MHz}$, Attenuation $=0 \mathrm{~dB}$


Figure 270. Observation Receiver IIP2, Sum and Difference Products vs. f1 Offset Frequency, Tones Separated By 1 MHz Swept Across Pass Band at -22 dBm Each, 4600 MHz , Attenuation $=0 \mathrm{~dB}$


Figure 271. Observation Receiver IIP2, Sum and Difference Products vs. Attenuation, $\mathrm{LO}=3600 \mathrm{MHz}$, Tone $1=3645 \mathrm{MHz}$, Tone $2=3646 \mathrm{MHz}$ at -22 dBm Plus Attenuation


Figure 272. Observation Receiver IIP2, Sum and Difference Products vs. Attenuation, LO $=4600 \mathrm{MHz}$, Tone $1=4645 \mathrm{MHz}$, Tone $2=4646 \mathrm{MHz}$ at -22 dBm Plus Attenuation


Figure 273. Observation Receiver IIP2, f1 - f2 vs. Intermodulation Frequency, $L O=3600 \mathrm{MHz}$, Tone $1=3602 \mathrm{MHz}$, Tone 2 Swept, -22 dBm Each, Attenuation $=0 \mathrm{~dB}$


Figure 274. Observation Receiver IIP2, f1 - f2 vs. Intermodulation Frequency, $L O=4600 \mathrm{MHz}$, Tone $1=4602 \mathrm{MHz}$, Tone 2 Swept, -22 dBm Each, Attenuation $=0 \mathrm{~dB}$


Figure 275. Observation Receiver IIP2,f1 - f2 vs. Attenuation, $L O=3600 \mathrm{MHz}$, Tone $1=3602 \mathrm{MHz}$, Tone $2=3702 \mathrm{MHz}$ at -22 dBm Plus Attenuation


Figure 276. Observation Receiver IIP2, f1-f2 vs. Attenuation, $\mathrm{LO}=4600 \mathrm{MHz}$, Tone $1=4602 \mathrm{MHz}$, Tone $2=4612 \mathrm{MHz}$ at -22 dBm Plus Attenuation


Figure 277. Observation Receiver IIP3, $2 f 1$ - f2 vs. f1 Offset Frequency,
LO $=3600 \mathrm{MHz}$, Attenuation $=0$ dB, Tones Separated by 1 MHz Swept Across Pass
Band at - 22 dBm Each


Figure 278. Observation Receiver IIP3, 2 f1 - f2 vs. f1 Offset Frequency,
$L O=4600 \mathrm{MHz}$, Attenuation $=0 \mathrm{~dB}$, Tones Separated by 1 MHz Swept Across Pass Band at-22dBm Each


Figure 279. Observation Receiver IIP3, $2 f 1$ - f2 vs. Attenuation, LO $=3600 \mathrm{MHz}$, Tone $1=3695 \mathrm{MHz}$, Tone $2=3696 \mathrm{MHz}$ at -22 dBm Plus Attenuation


Figure 280. Observation Receiver IIP3, $2 f 1$ - f2 vs. Attenuation, $L O=4600 \mathrm{MHz}$, Tone $1=4695 \mathrm{MHz}$, Tone $2=4696 \mathrm{MHz}$ at -22 dBm Plus Attenuation


Figure 281. Observation Receiver IIP3, 2f1 - f2 vs. Intermodulation Frequency, LO $=3600 \mathrm{MHz}$, Tone $1=3602 \mathrm{MHz}$, Tone 2 = Swept, -22 dBm Each


Figure 282. Observation Receiver IIP3, $2 f 1$ - f2 vs. Intermodulation Frequency, $L O=4600 \mathrm{MHz}$, Tone $1=4602 \mathrm{MHz}$, Tone $2=$ Swept, -22 dBm Each


Figure 283. Observation Receiver IIP3, $2 f 1$ - f2 vs. Attenuation, $L O=3600 \mathrm{MHz}$, Tone $1=3602 \mathrm{MHz}$, Tone $2=3722 \mathrm{MHz}$, -22 dBm Each Plus Attenuation


Figure 284. Observation Receiver IIP3, 2f1 - f2 vs. Attenuation, $L O=4600 \mathrm{MHz}$, Tone $1=4602 \mathrm{MHz}$, Tone $2=4722 \mathrm{MHz}$ at -22 dBm Plus Attenuation Each


Figure 285. Observation Receiver Image Rejection vs. Baseband Frequency Offset, CW Signal Swept Across the Band, $L O=3600 \mathrm{MHz}$


Figure 286. Observation Receiver Image Rejection vs. Baseband Frequency Offset, CW Signal Swept Across the Band, $L O=4600 \mathrm{MHz}$


Figure 287. Observation Receiver Gain vs. Observation Receiver Attenuation, $L O=3600 \mathrm{MHz}$


Figure 288. Observation Receiver Gain vs. Observation Receiver Attenuation, $L O=4600 \mathrm{MHz}$


Figure 289. Observation Receiver Gain Step Error vs. Observation Receiver Attenuator Setting, LO $=3600 \mathrm{MHz}$


Figure 290. Observation Receiver Gain Step Error vs. Observation Receiver Attenuator Setting, LO $=4600 \mathrm{MHz}$


Figure 291. Observation Receiver Pass Band Flatness vs. Baseband Frequency Offset, LO $=3600 \mathrm{MHz}$


Figure 292. Observation Receiver Pass Band Flatness vs. Baseband Frequency Offset, $L O=4600 \mathrm{MHz}$


Figure 293. Observation Receiver DC Offset vs. Attenuation, LO =3600 MHz


Figure 294. Observation Receiver DC Offset vs. Attenuation, $L O=4600 \mathrm{MHz}$


Figure 295. Observation Receiver HD2 vs. Offset Frequency, LO $=3600 \mathrm{MHz}$, Tone Level $=-20 \mathrm{dBm}$ Plus Attenuation


Figure 296. Observation Receiver HD2 vs. Offset Frequency, LO $=4600 \mathrm{MHz}$, Tone Level $=-20 \mathrm{dBm}$ Plus Attenuation


Figure 297. Observation Receiver HD3, Left and Right vs. Offset Frequency, $L O=3600 \mathrm{MHz}$, Tone Level $=-20 \mathrm{dBm}$


Figure 298. Observation Receiver HD3, Left and Right vs. Offset Frequency, $L O=4600 \mathrm{MHz}$, Tone Level $=-20 \mathrm{dBm}$


Figure 299. Transmitter to Observation Receiver Isolation vs. LO Frequency, Temperature $=25^{\circ} \mathrm{C}$


Figure 300. Receiver Off Chip Matching Circuit Path Loss vs. LO Frequency, (Simulation), Can Be Used for De-Embedding Performance Data


Figure 301. Receiver LO Leakage vs. Receiver LO Frequency, Receiver Attenuation $=0 \mathrm{~dB}$, RF Bandwidth $=200 \mathrm{MHz}$, Sample Rate $=245.76 \mathrm{MSPS}$


Figure 302. Receiver Noise Figure vs. Receiver Attenuation, LO = 3600 MHz , Receiver Bandwidth $=200 \mathrm{MHz}$, Sample Rate $=245.76$ MSPS, Integration Bandwidth $=500 \mathrm{kHz}$ to 100 MHz


Figure 303. Receiver Noise Figure vs. Receiver Attenuation, LO = 4600 MHz , Bandwidth $=200$ MHz, Sample Rate $=245.76$ MSPS, Integration Bandwidth $=500 \mathrm{kHz}$ to 100 MHz


Figure 304. Receiver IIP2 vs. Receiver Attenuation, $L O=3600 \mathrm{MHz}$, Tones Placed at 3645 MHz and $3646 \mathrm{MHz},-21 \mathrm{dBm}$ Plus Attenuation


Figure 305. Receiver IIP2 vs. Receiver Attenuation, LO $=4600 \mathrm{MHz}$, Tones Placed at 4645 MHz and $4646 \mathrm{MHz},-21 \mathrm{dBm}$ Plus Attenuation


Figure 306. Receiver IIP2 Sum and Difference Across Bandwidth vs. Swept Pass Band Frequency, Receiver Attenuation $=0$ dB, LO $=3600 \mathrm{MHz}$, Six Tone Pairs, -21 dBm Each Plus Attenuation


Figure 307. Receiver IIP2 Sum and Difference Across Bandwidth vs. Swept Pass Band Frequency, Receiver Attenuation $=0$ dB, LO $=4600 \mathrm{MHz}$, Six Tone Pairs, -21 dBm Each


Figure 308. Receiver IIP2 vs. Receiver Attenuation, $L O=3600 \mathrm{MHz}$, Tones Placed at 3602 MHz and 3692 MHz, -21 dBm Plus Attenuation


Figure 309. Receiver IIP2 vs. Receiver Attenuation, LO $=4600 \mathrm{MHz}$, Tones Placed at 4602 MHz and 4692 MHz, -21dBm Plus Attenuation


Figure 310. Receiver IIP2 Sum and Difference Across Bandwidth vs. Swept Pass Band Frequency, Receiver Attenuation $=0$ dB, LO $=3600 \mathrm{MHz}$, Tone $1=3602 \mathrm{MHz}$, Tone 2 = Swept, -21 dBm Each


Figure 311. Receiver IIP2 Sum and Difference Across Bandwidth vs. Swept Pass Band Frequency, Receiver Attenuation $=0$ dB, LO $=4600 \mathrm{MHz}$, Tone $1=4602 \mathrm{MHz}$, Tone 2 = Swept, -21 dBm Each


Figure 312. Receiver IIP3 vs. Attenuation, $\mathrm{LO}=3600 \mathrm{MHz}$, Tone $1=3695 \mathrm{MHz}$, Tone $2=3696 \mathrm{MHz},-21 \mathrm{dBm}$ Plus Attenuation


Figure 313. Receiver IIP3 vs. Receiver Attenuation Swept, $L O=4600 \mathrm{MHz}$, Tone $1=4695 \mathrm{MHz}$, Tone $2=4696 \mathrm{MHz},-21 \mathrm{dBm}$ Plus Attenuation


Figure 314. Receiver IIP3 Across Bandwidth vs. Swept Pass Band Frequency, Receiver Attenuation $=0 \mathrm{~dB}, \mathrm{LO}=3600 \mathrm{MHz}$, Tone $2=$ Tone $1+1 \mathrm{MHz},-21 \mathrm{dBm}$ Each, Swept Across Pass Band


Figure 315. Receiver IIP3 vs. Receiver Attenuation, Receiver Attenuation $=0 \mathrm{~dB}$, $L O=4600 \mathrm{MHz}$, Tone $2=$ Tone $1+1 \mathrm{MHz}$, -21 dBm Each, Swept Across Pass Band


Figure 316. Receiver IIP3 vs. Receiver Attenuation, $L O=3600 \mathrm{MHz}$, Tone $1=3602 \mathrm{MHz}$, Tone $2=3692 \mathrm{MHz},-21 \mathrm{dBm}$ Plus Attenuation


Figure 317. Receiver IIP3 vs. Receiver Attenuation, $L O=4600 \mathrm{MHz}$, Tone $1=4602 \mathrm{MHz}$, Tone $2=4692 \mathrm{MHz},-21 \mathrm{dBm}$ Plus Attenuation


Figure 318. Receiver IIP3 Across Bandwidth vs. Swept Pass Band Frequency, Receiver Attenuation $=0 \mathrm{~dB}, \mathrm{LO}=3600 \mathrm{MHz}$, Tone $1=3602 \mathrm{MHz}$, Tone $2=$ Swept Across Pass Band, -21 dBm Each


Figure 319. Receiver IIP3 Across Bandwidth vs. Swept Pass Band Frequency, Receiver Attenuation $=0 \mathrm{~dB}, \mathrm{LO}=4600 \mathrm{MHz}$, Tone $1=4602 \mathrm{MHz}$, Tone $2=$ Swept Across Pass Band, -21 dBm Each


Figure 320. Receiver Image vs. Baseband Frequency Offset, Attenuation = 0 dB, RF Bandwidth $=200 \mathrm{MHz}$, Tracking Calibration Active, Sample Rate $=245.76$ MSPS, $L O=3600 \mathrm{MHz}$


Figure 321. Receiver Image vs. Baseband Frequency Offset, Attenuation = 0 dB, RF Bandwidth $=200$ MHz, Tracking Calibration Active, Sample Rate $=$ 245.76 MSPS, LO $=4600 \mathrm{MHz}$


Figure 322. Receiver Image vs. Attenuator Setting, RF Bandwidth $=200 \mathrm{MHz}$, Tracking Calibration Active, Sample Rate $=245.76 \mathrm{MSPS}, \mathrm{LO}=3600 \mathrm{MHz}$, Baseband Frequency $=10 \mathrm{MHz}$


Figure 323. Receiver Image vs. Attenuator Setting, RF Bandwidth $=200 \mathrm{MHz}$, Tracking Calibration Active, Sample Rate $=245.76 \mathrm{MSPS}, \mathrm{LO}=4600 \mathrm{MHz}$, Baseband Frequency $=10 \mathrm{MHz}$


Figure 324. Receiver Gain vs. Receiver Attenuation, RF Bandwidth $=20 \mathrm{MHz}$, Sample Rate $=245.76 \mathrm{MSPS}, \mathrm{LO}=3600 \mathrm{MHz}$


Figure 325. Receiver Gain vs. Receiver Attenuation, RF Bandwidth $=20 \mathrm{MHz}$, Sample Rate $=245.76 \mathrm{MSPS}, L O=4600 \mathrm{MHz}$


Figure 326. Receiver Gain vs. LO Frequency, RF Bandwidth $=200 \mathrm{MHz}$,
Sample Rate $=245.76 \mathrm{MSPS}$


Figure 327. Receiver Attenuator Gain Step Error vs. Receiver Attenuator Setting, $L O=3600 \mathrm{MHz}$


Figure 328. Receiver Attenuator Gain Step Error vs. Receiver Attenuator Setting, $L O=4600 \mathrm{MHz}$


Figure 329. Receiver DC Offset vs. Receiver LO Frequency


Figure 330. Receiver DC Offset vs. Receiver Attenuator Setting, LO = 3600 MHz


Figure 331. Receiver DC Offset vs. Receiver Attenuator Setting, $L O=4600 \mathrm{MHz}$


Figure 332. Receiver HD2, Left vs. Baseband Frequency Offset and Attenuation, Tone Level $=-15 \mathrm{dBm}$ at Attenuation $=0, X$-Axis $=$ Baseband Frequency Offset of the Fundamental Tone, Not the Frequency of the HD2 Product (HD2 Product $=2 \times$ the Baseband Frequency), HD2 Canceller Disabled, $\mathrm{LO}=3600 \mathrm{MHz}$


Figure 333. Receiver HD2, Left vs. Baseband Frequency Offset and Attenuation, Tone Level $=-15 \mathrm{dBm}$ at Attenuation $=0, X$-Axis $=$ Baseband Frequency Offset of the Fundamental Tone, Not the Frequency of the HD2 Product (HD2 Product $=2 \times$ the Baseband Frequency), HD2 Canceller Disabled, $\mathrm{LO}=4600 \mathrm{MHz}$


Figure 334. Receiver HD3, Left and Right vs. Frequency Offset from LO and Attenuation, Tone Level $=-15 \mathrm{dBm}$ at Attenuation $=0 \mathrm{~dB}, \mathrm{LO}=3600 \mathrm{MHz}$


Figure 335. Receiver HD3, Left and Right vs. Frequency Offset from LO and Attenuation, Tone Level $=-15 \mathrm{dBm}$ at Attenuation $=0 \mathrm{~dB}, \mathrm{LO}=4600 \mathrm{MHz}$


Figure 336. Receiver EVM vs. $L T E=20 \mathrm{MHz}$ RF Input Power, RF Signal $=$ LTE 20 MHz, LO $=3600 \mathrm{MHz}$, Default AGC Settings


Figure 337. Receiver to Receiver Isolation vs. LO Frequency


Figure 338. Receiver EVM vs. LTE $=20 \mathrm{MHz}$ RF Input Power, RF Signal $=$ LTE 20 MHz, LO $=4600 \mathrm{MHz}$, Default AGC Settings


Figure 339. Phase Noise vs. Frequency Offset, $L O=3800 \mathrm{MHz}$, RMS Phase Error Integrated from 2 kHz to 18 MHz, PLL Loop Bandwidth $=300 \mathrm{kHz}$, Spectrum Analyzer Limits Far Out Noise

## 5100 MHz TO 5900 MHz BAND



Figure 340. Transmitter Path Loss vs. LO Frequency (Simulation), Useful for De-Embedding Performance Data


Figure 341. Transmitter CW Output Power vs. Transmitter LO Frequency, Transmitter QEC, and External LO Leakage Active, Bandwidth Mode = $200 \mathrm{MHz} / 450 \mathrm{MHz}$, IQ Rate $=491.52 \mathrm{MHz}$, Attenuation $=0 \mathrm{~dB}$,

Not De-Embedded


Figure 342. Transmitter Image Rejection vs. Baseband Offset Frequency, QEC Trained with Three Tones Placed at $10 \mathrm{MHz}, 50 \mathrm{MHz}$, and 100 MHz (Tracking On), Total Combined Power $=-6$ dBFS, Correction then Frozen (Tracking Turned Off), CW Tone Swept Across Large Signal Bandwidth, LO $=5100 \mathrm{MHz}$


Figure 343. Transmitter Image Rejection vs. Baseband Offset Frequency, QEC Trained with Three Tones Placed at $10 \mathrm{MHz}, 50 \mathrm{MHz}$, and 100 MHz (Tracking On), Total Combined Power $=-6$ dBFS, Correction then Frozen (Tracking Turned Off), CW Tone Swept Across Large Signal Bandwidth, LO $=5500 \mathrm{MHz}$


Figure 344. Transmitter Image Rejection vs. Baseband Offset Frequency, QEC Trained with Three Tones Placed at $10 \mathrm{MHz}, 50 \mathrm{MHz}$, and 100 MHz (Tracking On), Total Combined Power $=-6$ dBFS, Correction then Frozen (Tracking Turned Off), CW Tone Swept Across Large Signal Bandwidth, LO =5900 MHz


Figure 345. Transmitter Pass Band Flatness vs. Baseband Offset Frequency, Off Chip Match Response De-Embedded, LO $=5700 \mathrm{MHz}$, Measurements Performed with Device Calibrated at $25^{\circ} \mathrm{C}$


Figure 346. Transmitter LO Leakage vs. Transmitter LO Frequency, Transmitter Attenuation $=0 \mathrm{~dB}$


Figure 347. Transmitter to Receiver Isolation vs. Receiver LO Frequency,
Temperature $=25^{\circ} \mathrm{C}$


Figure 348. Transmitter to Transmitter Isolation vs. Transmitter LO Frequency, Temperature $=25^{\circ} \mathrm{C}$


Figure 349. Transmitter Noise vs. Transmitter Attenuator Setting


Figure 350. Transmitter Adjacent Channel Leakage Ratio vs. Transmitter Attenuator Setting, LO $=5100 \mathrm{MHz}, L T E=20 \mathrm{MHz}, P A R=12 \mathrm{~dB}$, DAC Boost Normal, Upper Side and Lower Side, Decreasing ACLR at Higher Attenuation Due to Spectrum Analyzer Noise Floor


Figure 351. Transmitter Adjacent Channel Leakage Ratio vs. Transmitter Attenuator Setting, $L O=5500 \mathrm{MHz}, L T E=20 \mathrm{MHz}, P A R=12 \mathrm{~dB}$, DAC Boost Normal, Upper Side and Lower Side, Decreasing ACLR at Higher Attenuation Due to Spectrum Analyzer Noise Floor


Figure 352. Transmitter Adjacent Channel Leakage Ratio vs. Transmitter Attenuator Setting, LO $=5900 \mathrm{MHz}, L T E=20 \mathrm{MHz}, P A R=12 \mathrm{~dB}$, DAC Boost Normal, Upper Side and Lower Side, Decreasing ACLR at Higher Attenuation Due to Spectrum Analyzer Noise Floor


Figure 353. Transmitter OIP3, Right vs. Transmitter Attenuator Setting, $L O=5100 \mathrm{MHz}$, Total RMS Power $=-12 \mathrm{dBFS}$


Figure 354. Transmitter OIP3, Right vs. Transmitter Attenuator Setting, $L O=5500 \mathrm{MHz}$, Total RMS Power $=-12 \mathrm{dBFS}$


Figure 355. Transmitter OIP3, Right vs. Transmitter Attenuator Setting, LO $=5800 \mathrm{MHz}$, Total RMS Power $=-12 \mathrm{dBFS}$


Figure 356. Transmitter OIP3, Right vs. Baseband Frequency Offset, $L O=5100 \mathrm{MHz}$, Total RMS Power $=-12$ dBFS Power, Transmitter Attenuation $=4 \mathrm{~dB}$


Figure 357. Transmitter OIP3, Right vs. Baseband Frequency Offset, $L O=5500 \mathrm{MHz}$, Total RMS Power $=-12 \mathrm{dBFS}$, Transmitter Attenuation $=4 \mathrm{~dB}$


Figure 358. Transmitter Output, Right vs. Baseband Frequency Offset, $L O=5900 \mathrm{MHz}$, Total RMS Power $=-12 \mathrm{dBFS}$, Transmitter Attenuation $=4 \mathrm{~dB}$


Figure 359. Transmitter HD2 vs. Transmitter Attenuation Setting, Baseband Frequency $=10 \mathrm{MHz}, \mathrm{LO}=5100 \mathrm{MHz}, C W=-15 \mathrm{dBFS}$


Figure 360. Transmitter HD2 vs. Transmitter Attenuator Setting, Baseband Frequency $=10 \mathrm{MHz}, \mathrm{LO}=5500 \mathrm{MHz}, C W=-15 \mathrm{dBFS}$


Figure 361. Transmitter HD2 vs. Transmitter Attenuator Setting, Baseband Frequency $=10 \mathrm{MHz}, L O=5900 \mathrm{MHz}, C W=-15 \mathrm{dBFS}$


Figure 362. Transmitter HD3 on Opposite Sideband vs. Transmitter Attenuator Setting, $L O=5100 \mathrm{MHz}, C W=-15 \mathrm{dBFS}$, Baseband Frequency $=10 \mathrm{MHz}$


Figure 363. Transmitter HD3 on Opposite Sideband vs. Transmitter Attenuator Setting, LO $=5500 \mathrm{MHz}, C W=-15 \mathrm{dBFS}$, Baseband Frequency $=10 \mathrm{MHz}$


Figure 364. Transmitter HD3 on Opposite Sideband vs. Transmitter Attenuator Setting, LO $=5900 \mathrm{MHz}, C W=-15 \mathrm{dBFS}$, Baseband Frequency = 10 MHz


Figure 365. Transmitter HD3 Image on Same Sideband as Signal vs. Transmitter Attenuator Setting, $L O=5100 \mathrm{MHz}, C W=-15 \mathrm{dBFS}$


Figure 366. Transmitter HD3 Image on Same Sideband as Signal vs. Transmitter Attenuator Setting, $L O=5500 \mathrm{MHz}, C W=-15 \mathrm{dBFS}$


Figure 367. Transmitter HD3 Image on Same Sideband as Signal vs. Transmitter Attenuator Setting, $L O=5900 \mathrm{MHz}, C W=-15 \mathrm{dBFS}$


Figure 368. Transmitter Attenuation Step Error vs. Transmitter Attenuator Setting, LO $=5100 \mathrm{MHz}$


Figure 369. Transmitter Attenuation Step Error vs. Transmitter Attenuator Setting, LO = 5500 MHz


Figure 370. Transmitter Attenuator Step Error vs. Transmitter Attenuator Setting, LO = 5900 MHz


Figure 371. EVM vs. Transmitter Attenuation, LTE Signal $=20 \mathrm{MHz}$ Centered on $D C, L O=5100 \mathrm{MHz}$


Figure 372. EVM vs. Transmitter Attenuation, LTE Signal $=20 \mathrm{MHz}$, Centered on $D C, L O=5500 \mathrm{MHz}$


Figure 373. EVM vs. Transmitter Attenuation, LTE Signal $=20 \mathrm{MHz}$, Centered on $D C, L O=5900 \mathrm{MHz}$


Figure 374. Observation Receiver Path Loss vs. LO Frequency, Can be Used for De-Embedding Performance Data


Figure 375. Observation Receiver LO Leakage vs. LO Frequency $\mathrm{LO}=5200 \mathrm{MHz}, 5500 \mathrm{MHz}$, and 5900 MHz


Figure 376. Observation Receiver Noise Figure vs. Observation Receiver Attenuator Setting, 5200 MHz, Total Nyquist Integration Bandwidth


Figure 377. Observation Receiver Noise Figure vs. Observation Receiver Attenuator Setting, LO $=5500 \mathrm{MHz}$, Total Nyquist Integration Bandwidth


Figure 378. Observation Receiver Noise Figure vs. Observation Receiver Attenuator Setting, LO = 5800 MHz, Total Nyquist Integration Bandwidth


Figure 379. Observation Receiver IIP2, Sum and Difference Products vs. f1 Offset Frequency, Tones Separated by 1 MHz Swept Across Pass Band at -19 dBm Each, $L O=5700 \mathrm{MHz}$, Attenuation $=0 \mathrm{~dB}$


Figure 380. Observation Receiver IIP2, Sum and Difference Products vs. Attenuation, $L O=5700 \mathrm{MHz}$, Tone $1=5725 \mathrm{MHz}$, Tone $2=5726 \mathrm{MHz}$ at -19 dBm Plus Attenuation


Figure 381. Observation Receiver IIP2, f1 - f2 vs. Intermodulation Frequency, $L O=5700 \mathrm{MHz}$, Tone $1=5702 \mathrm{MHz}$, Tone $2=$ Swept, -19 dBm Each, Attenuation $=0 \mathrm{~dB}$


Figure 382. Observation Receiver IIP2, $2 f 1$ - f2 vs. Attenuation, $L O=5700 \mathrm{MHz}$, Tone $1=5702 \mathrm{MHz}$, Tone $2=5802 \mathrm{MHz}$ at -19 dBm Plus Attenuation


Figure 383. Observation Receiver IIP3, $2 f 1$ - f2 vs. Swept Pass Band Frequency, $L O=5700 \mathrm{MHz}$, Observer Receiver Attenuation $=0 \mathrm{~dB}$, Tones Separated by 1 MHz Swept Across Pass Band at - 19 dBm Each


Figure 384. Observation Receiver IIP3, $2 f 1$ - f2 vs. Attenuation, $L O=5700 \mathrm{MHz}$, Tone $1=5745 \mathrm{MHz}$, Tone $2=5746 \mathrm{MHz}$ at -19 dBm Plus Attenuation


Figure 385. Observation Receiver IIP3, $2 f 1$ - f2 vs. Swept Pass Band Frequency, $L O=5700 \mathrm{MHz}$, Tone $1=5702 \mathrm{MHz}$, Tone $2=5722 \mathrm{MHz}$ at -22 dBm Each Plus Attenuation


Figure 386. Observation Receiver IIP3, $2 f 1$ - f2 vs. Attenuation, $L O=5700 \mathrm{MHz}$, Tone $1=5702 \mathrm{MHz}$, Tone $2=5822 \mathrm{MHz}$ at -19 dBm Plus Attenuation


Figure 387. Observation Receiver Image Rejection vs. Baseband Frequency Offset and Attenuation, CW Signal Swept Across the Pass Band, LO =5200 MHz


Figure 388. Observation Receiver Image Rejection vs. Baseband Frequency Offset and Observation Receiver Attenuation, CW Signal Swept Across the Pass Band, $L O=5700 \mathrm{MHz}$


Figure 389. Observation Receiver Gain vs. Attenuation, LO $=5200 \mathrm{MHz}$


Figure 390. Observation Receiver Gain vs. Attenuation, LO $=5700 \mathrm{MHz}$


Figure 391. Observation Receiver Gain Step Error vs. Observation Receiver Attenuator Setting, LO $=5200 \mathrm{MHz}$


Figure 392. Observation Receiver Gain Step Error vs. Observation Receiver Attenuator Setting, LO = 5600 MHz


Figure 393. Observation Receiver Gain Step Error vs. Observation Receiver Attenuator Setting, $L O=5600 \mathrm{MHz}$


Figure 394. Observation Receiver Pass Band Flatness vs. Baseband Offset Frequency, $L O=5700 \mathrm{MHz}$


Figure 395. Observation Receiver HD2 vs. Offset Frequency, LO =5200 MHz, Tone Level $=-20 \mathrm{dBm}$ Plus Attenuation


Figure 396. Observation Receiver HD2 vs. Offset Frequency, $L O=5700 \mathrm{MHz}$, Tone Level $=-20 \mathrm{dBm}$ Plus Attenuation


Figure 397. Observation Receiver HD3, Left and Right vs. Offset Frequency, $L O=5200 \mathrm{MHz}$, Tone Level $=-20 \mathrm{dBm}$


Figure 398. Observation Receiver HD3, Left and Right vs. Offset Frequency, $L O=5700 \mathrm{MHz}$, Tone Level $=-20 \mathrm{dBm}$


Figure 399. Transmitter to Observation Receiver Isolation vs. LO Frequency, Temperature $=25^{\circ} \mathrm{C}$


Figure 400. Receiver Path Loss vs. LO Frequency, Can Be Used for DeEmbedding Performance Data


Figure 401. Receiver LO Leakage vs. Receiver LO Frequency, LO =5200 MHz, 5500 MHz , and 5800 MHz , Receiver Attenuation $=0 \mathrm{~dB}, R F$ Bandwidth $=200$ MHz, Sample Rate $=245.76$ MSPS


Figure 402. Receiver IIP2 vs. Attenuation, $L O=5800 \mathrm{MHz}$ LO, Tones Placed at 5845 MHz and $5846 \mathrm{MHz},-21 \mathrm{dBm}$ Plus Attenuation


Figure 403. Receiver IIP2 Sum and Difference Across Bandwidth vs. Swept Pass Band Frequency, Receiver Attenuation $=0$ dB, $L O=5800 \mathrm{MHz}$, Six Tone Pairs, - 21 dBm Plus Attenuation Each


Figure 404. Receiver IIP2 vs. Receiver Attenuation, $L O=5800 \mathrm{MHz}$, Tones Placed at 5802 MHz and 5892 MHz, - 21 dBm Plus Attenuation


Figure 405. Receiver IIP2 Sum and Difference Across Bandwidth vs. Swept Pass Band Frequency, Receiver Attenuation $=0 \mathrm{~dB}, \mathrm{LO}=5800 \mathrm{MHz}$, Tone $1=5802$ MHz, Tone 2 Swept, -21 dBm Each


Figure 406. Receiver IIP3 vs. Receiver Attenuation, LO =5800 MHz, Tone $1=$ 5895 MHz , Tone $2=5896 \mathrm{MHz}$, -21 dBm Plus Attenuation


Figure 407. Receiver IIP3 Across Bandwidth vs. Swept Pass Band Frequency, Receiver Attenuation $=0 \mathrm{~dB}, \mathrm{LO}=5800 \mathrm{MHz}$, Tone $2=$ Tone $1+1 \mathrm{MHz}$,
-21 dBm each, Swept Across Pass Band


Figure 408. Receiver IIP3 vs. Receiver Attenuation, $L O=5800 \mathrm{MHz}$, Tone $1=5802 \mathrm{MHz}$, Tone $2=5892 \mathrm{MHz},-21 \mathrm{dBm}$ Plus Attenuation


Figure 409. Receiver IIP3 Across Bandwidth vs. Swept Pass Band Frequency, Receiver Attenuation $=0 \mathrm{~dB}, \mathrm{LO}=5800 \mathrm{MHz}$, Tone $1=5802 \mathrm{MHz}$, Tone 2 Swept Across Pass Band, -21 dBm Each


Figure 410. Receiver Image vs. Baseband Frequency Offset, Attenuation = 0 dB, RF Bandwidth $=200 \mathrm{MHz}$, Tracking Calibration Active, Sample Rate $=245.76$ MSPS, $L O=5200$ MHz


Figure 411. Receiver Image vs. Baseband Frequency Offset, Attenuation = 0 dB, RF Bandwidth = 200 MHz , Tracking Calibration Active, Sample Rate $=245.76 \mathrm{MSPS}, L O=5900 \mathrm{MHz}$


Figure 412. Receiver Image vs. Attenuator Setting, RF Bandwidth $=200 \mathrm{MHz}$, Tracking Calibration Active, Sample Rate $=245.76$ MSPS, LO $=5200 \mathrm{MHz}$, Baseband Frequency $=10 \mathrm{MHz}$


Figure 413. Receiver Image vs. Attenuator Setting, RF Bandwidth $=200$ MHz, Tracking Calibration Active, Sample Rate $=245.76$ MSPS, $L O=5900 \mathrm{MHz}$, Baseband Frequency $=10 \mathrm{MHz}$


Figure 414. Receiver Gain Step Error vs. Receiver Attenuator Setting, $L O=5200 \mathrm{MHz}$


Figure 415. Receiver Gain Step Error vs. Receiver Attenuator Setting, LO = 5600 MHz


Figure 416. Receiver Gain Step Error vs. Receiver Attenuator Setting, LO = 6000 MHz


Figure 417. Normalized Receiver Baseband Flatness vs. Baseband and Frequency (Receiver Flatness)


Figure 418. Receiver HD2, Left vs. Baseband Frequency Offset, Tone Level = -15 dBm at Attenuation $=0 \mathrm{~dB}, X$-Axis $=$ Baseband Frequency Offset of the Fundamental Tone, Not the Frequency of the HD2 Product (HD2 Product = $2 \times$ the Baseband Frequency), HD2 Canceller Disabled, $L O=5200 \mathrm{MHz}$


Figure 419. Receiver HD2, Left vs. Baseband Frequency Offset, Tone Level = -15 dBm at Attenuation $=0 \mathrm{~dB}, X$-Axis = Baseband Frequency Offset of the Fundamental Tone, Not the Frequency of the HD2 Product (HD2 Product =
$2 \times$ the Baseband Frequency), HD2 Canceller Disabled, $\mathrm{LO}=5900 \mathrm{MHz}$


Figure 420. Receiver HD3, Left and Right vs. Frequency Offset from LO, Tone Level $=-15 \mathrm{dBm}$ at Attenuation $=0 \mathrm{~dB}, \mathrm{LO}=5200 \mathrm{MHz}$


Figure 421. Receiver HD3, Left and Right vs. Frequency Offset from LO, Tone Level $=-15 \mathrm{dBm}$ at Attenuation $=0 \mathrm{~dB}, \mathrm{LO}=5900 \mathrm{MHz}$


Figure 422. Receiver EVM vs. LTE20 RF Input Power, LO $=5200 \mathrm{MHz}$, Default AGC Settings


Figure 423. Receiver EVM vs. LTE20 RF Input Power, LO $=5500 \mathrm{MHz}$, Default AGC Settings


Figure 424. EVM vs. LTE20 RF Input Power, LO $=5800 \mathrm{MHz}$, Default AGC Settings


Figure 425. Receiver to Receiver Isolation vs. LO Frequency

## TRANSMITTER OUTPUT IMPEDANCE



Figure 427. Transmitter Output Impedance Series Equivalent Differential Impedance (SEDZ)

## OBSERVATION RECEIVER INPUT IMPEDANCE



Figure 428. Observation Receiver Input Impedance SEDZ

## RECEIVER INPUT IMPEDANCE

| M15 |
| :--- |
| FREQ $=100.0 \mathrm{MHz}$ |
| S $(1,1)=0.390 /-1.819$ |
| IMPEDANCE $=113.933-\mathrm{j} 3.331$ |
| M16 |
| FREQ $=300.0 \mathrm{MHz}$ |
| S $(1,1)=0.390 /-5.495$ |
| IMPEDANCE $=112.803-\mathrm{j} 9.931$ |
| M17 |
| FREQ $=500.0 \mathrm{MHz}$ |
| S $(1,1)=0.388 /-9.198$ |
| IMPEDANCE $=110.398-\mathrm{j} 16.107$ |
| M18 |
| FREQ $=1.000 \mathrm{GHz}$ |
| S $(1,1)=0.377 /-18.643$ |
| IMPEDANCE $=100.377-\mathrm{j} 28.250$ |
| M19 |
| FREQ $=2.000 \mathrm{GHz}$ |
| S $(1,1)=0.336 /-39.123$ |
| IMPEDANCE $=74.966-\mathrm{j} 35.800$ |



Figure 429. Receiver Input Impedance SEDZ

## ADRV9009

## TERMINOLOGY

## Large Signal Bandwidth

Large signal bandwidth, otherwise known as instantaneous bandwidth or signal bandwidth, is the bandwidth over which there are large signals. For example, for Band 42 LTE, the large signal bandwidth is 200 MHz .

## Occupied Bandwidth

Occupied bandwidth is the total bandwidth of the active signals. For example, three 20 MHz carriers have a 60 MHz occupied bandwidth, regardless of where the carriers are placed within the large signal bandwidth.

## Synthesis Bandwidth

Synthesis bandwidth is the bandwidth over which digital predistortion (DPD) linearization is transmitted. Synthesis bandwidth is the 1 dB bandwidth of the transmitter. The power density of the signal outside the occupied bandwidth is assumed to be 25 dB below the signal in the occupied bandwidth, which also assumes that the unlinearized power amplifier (PA) achieves 25 dB ACLR.

## Observation Bandwidth

Observation bandwidth is the 1 dB bandwidth of the observation receiver. With the observation receiver sharing the transmitter LO, the observation receiver senses similar power densities, such as those in the occupied bandwidth and synthesis bandwidth of the transmitter.

## Backoff

Backoff is the difference (in dB ) between full scale and the rms signal power.

## $\mathbf{P}_{\text {High }}$

$P_{\text {High }}$ is the largest signal that can be applied without overloading the ADC for the receiver or observation receiver input. This input level results in slightly less than full scale at the digital output because of the nature of the continuous time $\Sigma-\Delta$ ADCs, which, for example, exhibit a soft overload in contrast to the hard clipping of pipeline ADCs.

## THEORY OF OPERATION

The ADRV9009 is a highly integrated RF transmitter subsystem capable of configuration for a wide range of applications. The device integrates all RF, mixed-signal, and digital blocks necessary to provide all transmitter traffic and DPD observation receiver functions in a single device. Programmability allows the transmitter to be adapted for use in many TDD systems and 3G/4G/5G cellular standards. The ADRV9009 contains four high speed serial interface links for the transmitter chain, and two high speed links each for the receiver and observation receiver chains. The links are JESD204B, Subclass 1 compliant. The two receiver lanes can be reused for the observation receiver, providing a low pin count and a reliable data interface to field programmable gate arrays (FPGAs) or integrated baseband solutions.

The ADRV9009 also provides tracking correction of dc offset QEC errors and transmitter LO leakage to maintain high performance under varying temperatures and input signal conditions. The device also includes test modes that allow system designers to debug designs during prototyping and to optimize radio configurations.

## TRANSMITTER

The ADRV9009 transmitter section consists of two identical and independently controlled channels that provide all digital processing, mixed-signal, and RF blocks necessary to implement a direct conversion system while sharing a common frequency synthesizer. The digital data from the JESD204B lanes pass through a fully programmable, 128 -tap FIR filter with variable interpolation rates. The FIR output is sent to a series of interpolation filters that provide additional filtering and interpolation prior to reaching the DAC. Each 14-bit DAC has an adjustable sample rate.
When converted to baseband analog signals, the inphase (I) and quadrature (Q) signals are filtered to remove sampling artifacts and are fed to the upconversion mixers. Each transmitter chain provides a wide attenuation adjustment range with fine granularity to optimize SNR.

## RECEIVER

The ADRV9009 receiver contains all the blocks necessary to receive RF signals and convert them to digital data usable by a BBP. Each receiver can be configured as a direct conversion system that supports up to a 200 MHz bandwidth. Each receiver contains a programmable attenuator stage, followed by matched I and Q mixers that downconvert received signals to baseband for digitization.
Gain control can be achieved by using the on-chip AGC or by allowing the BBP to make gain adjustments in a manual gain control mode. Performance is optimized by mapping each gain control setting to specific attenuation levels at each adjustable gain block in the receiver signal path. Additionally, each channel contains independent receive signal strength indicator (RSSI) measurement capability, dc offset tracking, and all circuitry necessary for self calibration.

The receivers include ADCs and adjustable sample rates that produce data streams from the received signals. The signals can be conditioned further by a series of decimation filters and a programmable FIR filter with additional decimation settings. The sample rate of each digital filter block is adjustable by changing decimation factors to produce the desired output data rate.

## OBSERVATION RECEIVER

The ADRV9009 contains an independent DPD observation receiver front end with two multiplexed inputs and a common digital back end that is shared with the traffic receiver. This configuration enables an efficient shared receiver and observation receiver mode where the device can support fast switching between receiver and observation receiver mode in TDD applications. The observation receiver shares the common frequency synthesizer with the transmitter.
The observation receiver is a direct conversion system that contains a programmable attenuator stage, followed by matched I and Q mixers, baseband filters, and ADCs.
The continuous time $\Sigma-\Delta$ ADCs have inherent antialiasing that reduces the RF filtering requirement.
The ADC outputs can be conditioned further by a series of decimation filters and a programmable FIR filter with additional decimation settings. The sample rate of each digital filter block is adjustable by changing decimation factors to produce the desired output data rate.

## CLOCK INPUT

The ADRV9009 requires a differential clock connected to the REF_CLK_IN $\pm$ pins. The frequency of the clock input must be between 10 MHz and 1000 MHz and must have very low phase noise because this signal generates the RF LO and internal sampling clocks.

## SYNTHESIZERS

RF PLL
The ADRV9009 contains a fractional-N PLL to generate the RF LO for the signal paths. The PLL incorporates an internal VCO and loop filter, requiring no external components. The LOs on multiple chips can be phase synchronized to support active antenna systems and beamforming applications.

## Clock PLL

The ADRV9009 contains a PLL synthesizer that generates all the baseband related clock signals and serialization/deserialization (SERDES) clocks. This PLL is programmed based on the data rate and sample rate requirements of the system.

## SPI

The ADRV9009 uses an SPI interface to communicate with the BBP. This interface can be configured as a 4 -wire interface with dedicated receiver and transmitter ports, or the interface can be configured as a 3-wire interface with a bidirectional data communications port. This bus allows the BBP to set all device control parameters using a simple address data serial bus protocol.
Write commands follow a 24 -bit format. The first five bits set the bus direction and the number of bytes to transfer. The next 11 bits set the address where data is written. The final 8 bits are the data to be transferred to the specific register address.
Read commands follow a similar format with the exception that the first 16 bits are transferred on the SDIO pin and the final eight bits are read from the ADRV9009, either on the SDO pin in 4-wire mode or on the SDIO pin in 3-wire mode.

## JTAG BOUNDARY SCAN

The ADRV9009 provides support for JTAG boundary scan. Five dual function pins are associated with the JTAG interface. Use these pins, listed in Table 5, to access the on-chip test access port. To enable the JTAG functionality, set the GPIO_3 pin through the GPIO_0 pin to 1001, and then pull the TEST pin high.

## POWER SUPPLY SEQUENCE

The ADRV9009 requires a specific power-up sequence to avoid undesired power-up currents. In the optimal power-up sequence, the VDDD1P3_DIG and the VDDA1P3 supplies (VDDA1P3 includes all 1.3 V domains) power up first and at the same time. If these supplies cannot be powered up simultaneously, the VDDD1P3_DIG supply must power up first. Power up the VDDA_3P3, VDDA1P8_BB, VDDA1P8_TX, VDDA1P3_DES, and VDDA1P3_SER supplies after the 1.3 V supplies. The VDD_INTERFACE supply can be powered up at any time. Note that no device damage occurs if this sequence is not followed. However, failure to follow this sequence may result in higher than expected power-up currents. It is also recommended to toggle the $\overline{\mathrm{RESET}}$ signal after power stabilizes, prior to configuration. The power-down sequence is not critical. If a power-down sequence is followed, remove the VDDD1P3_DIG supply last to avoid any back biasing of the digital control lines.

## GPIO_x PINS

The ADRV9009 provides $19,1.8 \mathrm{~V}$ to 2.5 V GPIO signals that can be configured for numerous functions. When configured as outputs, certain pins can provide real-time signal information to the BBP, allowing the BBP to determine observation receiver
performance. A pointer register selects the information that is output to these pins. Signals used for manual gain mode, calibration flags, state machine states, and various observation receiver parameters are among the outputs that can be monitored on these pins. Additionally, certain pins can be configured as inputs and used for various functions, such as setting the observation receiver gain in real time.

Twelve 3.3 V GPIO_x pins are also included on the device. These pins provide control signals to external components.

## AUXILIARY CONVERTERS AUXADC_x

The ADRV9009 contains an auxiliary ADC that is multiplexed to four input pins (AUXADC_x). The auxiliary ADC is 12 bits with an input voltage range of 0.05 V to VDDA_3P3-0.05 V. When enabled, the auxiliary ADC is free running. The SPI reads provide the last value latched at the ADC output. The auxiliary ADC can also be multiplexed to a built in, diode-based temperature sensor.

## Auxiliary DACx

The ADRV9009 contains 10 identical auxiliary DACs (auxiliary DAC x) that can be used for bias or other system functionality. The auxiliary DACs are 10 bits, have an output voltage range of approximately 0.7 V to VDDA_3P3-0.3 V , and have an output drive of 10 mA .

## JESD204B DATA INTERFACE

The digital data interface for the ADRV9009 uses JEDEC JESD204B Subclass 1. The serial interface operates at speeds of up to 12.288 Gbps . The benefits of the JESD204B interface include a reduction in required board area for data interface routing, resulting in smaller total system size. Four high speed serial lanes are provided for the transmitter and four high speed lanes are provided for the observation receiver. The ADRV9009 supports single-lane or dual-lane interfaces as well as fixed and floating point data formats for observation receiver data.

Table 6. Observation Path Interface Rates

| Bandwidth <br> $(\mathbf{M H z})$ | Output Rate <br> (MSPS) | JESD204B |  |
| :--- | :--- | :--- | :--- |
|  | Lane Rate <br> (Mbps) | Number of <br> Lanes |  |
| 200 | 245.76 | 9830.4 | 1 |
| 200 | 307.2 | 12288 | 1 |
| 250 | 307.2 | 12288 | 1 |
| 450 | 491.52 | 9830.4 | 2 |
| 450 | 491.52 | 4915.2 | 4 |

## ADRV9009

Table 7. Example Transmitter Interface Rates (Other Input Rates, Bandwidth, and JESD204B Lanes Also Supported)

| Bandwidth <br> (MHz) | Input Rate <br> (MSPS) | Single-Channel Operation |  | Dual-Channel Operation |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
|  | JESD204B Lane Rate <br> (Mbps) | JESD204B Number of <br> Lanes | JESD204B Lane Rate <br> (Mbps) | JESD204B Number of <br> Lanes |  |
|  | 245.76 | 9830.4 | 1 | 9830.4 | 2 |
| 200 | 307.2 | 12288 | 1 | 12288 | 2 |
| 250 | 307.2 | 12288 | 1 | 12288 | 2 |
| 450 | 491.52 | 9830.4 | 2 | 9830.4 | 4 |



Figure 430. Transmitter Datapath Filter Implementation

Table 8. Example Receiver Interface Rates (Other Output Rates, Bandwidth, and JESD204B Lanes Also Supported)

| Bandwidth <br> (MHz) | Output Rate <br> (MSPS) | JESD204B Lane Rate <br> (Mbps) | JESD204B Number <br> of Lanes | JESD204B Lane Rate <br> (Mbps) | JESD204B Number <br> of Lanes |
| :--- | :--- | :--- | :--- | :--- | :--- |
|  | 122.88 | 4915.2 | 1 | 9830.4 | 1 |
|  | 153.6 | 6144 | 1 | 12288 | 1 |
| 100 | 245.76 | 9830.4 | 1 | 9830.4 | 2 |
| 200 | 245.76 | 9830.4 | 1 | 9830.4 | 2 |
| 200 | 245.76 | 4915.2 | 2 | 4915.2 | 4 |



Figure 431. Receiver and Observation Receiver Datapath Filter Implementation

## APPLICATIONS INFORMATION

## PCB LAYOUT AND POWER SUPPLY RECOMMENDATIONS

## Overview

The ADRV9009 device is a highly integrated RF agile transceiver with significant signal conditioning integrated on one chip. Due to the increased complexity of the device and its high pin count, careful PCB layout is important to get the optimal performance. This data sheet provides a checklist of issues to look for and guidelines on how to optimize the PCB to mitigate performance issues. The goal of this data sheet is to help achieve the optimal performance from the ADRV9009 while reducing board layout effort. This data sheet assumes that the user is an experienced analog and RF engineer with an understanding of RF PCB layout and RF transmission lines. This data sheet discusses the following issues and provides guidelines for system designers to achieve the optimal performance for the ADRV9009:

- PCB material and stack up selection
- Fanout and trace space layout guidelines
- Component placement and routing guidelines
- $\quad \mathrm{RF}$ and JESD204B transmission line layout
- Isolation techniques used on the ADRV9009-W/PCBZ
- Power management considerations
- Unused pin instructions


## PCB MATERIAL AND STACKUP SELECTION

Figure 432 shows the PCB stackup used for the ADRV9009W/PCBZ. Table 9 and Table 10 list the single-ended and differential impedance for the stackup shown in Figure 432. The dielectric material used on the top and the bottom layers is 8 mil Rogers 4003C. The remaining dielectric layers are FR4370 HR. The board design uses the Rogers laminate for the top layer and bottom layer for the low loss tangent at high frequencies. The ground planes under the Rogers laminate (Layer 2 and Layer 13) are the reference planes for the transmission lines routed on the outer surfaces. These layers are solid copper planes without any splits under the RF traces.

Layer 2 and Layer 13 are crucial to maintaining the RF signal integrity and, ultimately, the ADRV9009 performance. Layer 3 and Layer 12 route power supply domains. To keep the RF section of the ADRV9009 isolated from the fast transients of the digital section, the JESD204B interface lines are routed on Layer 5 and Layer 10. These layers have impedance control set to a $100 \Omega$ differential. The remaining digital lines from the ADRV9009 are routed on Inner Layer 7 and Inner Layer 8. RF traces on the outer layers must be a controlled impedance to get the best performance from the device. The inner layers on this board use 0.5 ounce copper or 1 ounce copper. The outer layers use 1.5 ounce copper so the RF traces are less prone to pealing. Ground planes on this board are full copper floods with no splits except for vias, through-hole components, and isolation structures. The ground planes must route entirely to the edge of the PCB under the Surface-Mount Type A (SMA) connectors to maintain signal launch integrity. Power planes can be pulled back from the board edge to decrease the risk of shorting from the board edge.


Figure 432. ADRV9009-W/PCBZ Trace Impedance and Stackup

## ADRV9009

Table 9. ADRV9009-W/PCBZ Single Ended Impedance and Stackup ${ }^{1}$

| Layer | Board Copper \% | Starting Copper (oz.) | Finished Copper (oz.) | Single-Ended Impedance | Designed Trace Single-Ended (Inches) | Finished Trace Single-Ended (Inches) | Calculated Impedance ( $\Omega$ ) | Single- <br> Ended <br> Reference <br> Layers |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | N/A | 0.5 | 1.71 | $50 \Omega \pm 10 \%$ | 0.0155 | 0.0135 | 49.97 | 2 |
| 2 | 65 | 1 | 1 | N/A | N/A | N/A | N/A | N/A |
| 3 | 50 | 0.5 | 1 | N/A | N/A | N/A | N/A | N/A |
| 4 | 65 | 1 | 1 | N/A | N/A | N/A | N/A | N/A |
| 5 | 50 | 0.5 | 0.5 | $50 \Omega \pm 10 \%$ | 0.0045 | 0.0042 | 49.79 | 4,6 |
| 6 | 65 | 1 | 1 | N/A | N/A | N/A | N/A | N/A |
| 7 | 50 | 0.5 | 0.5 | $50 \Omega \pm 10 \%$ | 0.0049 | 0.0039 | 50.05 | 6,9 |
| 8 | 50 | 0.5 | 0.5 | $50 \Omega \pm 10 \%$ | 0.0049 | 0.0039 | 50.05 | 6,9 |
| 9 | 65 | 1 | 1 | N/A | N/A | N/A | N/A | N/A |
| 10 | 50 | 0.5 | 1 | $50 \Omega \pm 10 \%$ | 0.0045 | 0.0039 | 49.88 | 9, 11 |
| 11 | 65 | 0.5 | 1 | N/A | N/A | N/A | N/A | N/A |
| 12 | 50 | 1 | 1 | N/A | N/A | N/A | N/A | N/A |
| 13 | 65 | 1 | 1 | N/A | N/A | N/A | N/A | N/A |
| 14 | N/A | 0.5 | 1.64 | $50 \Omega \pm 10 \%$ | 0.0155 | 0.0135 | 49.97 | 13 |

${ }^{1}$ N/A means not applicable.
Table 10. ADRV9009-W/PCBZ Differential Impedance and Stackup ${ }^{1}$

| Layer | Differential Impedance | Designed Trace Differential (Inches) | Designed Gap Differential (Inches) | Finished Trace (Inches) | Finished Gap Differential (Inches) | Calculated Impedance ( $\Omega$ ) | Differential <br> Reference <br> Layers |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | $100 \Omega \pm 10 \%$ | 0.008 | 0.006 | 0.007 | 0.007 | 99.55 | 2 |
|  | $50 \Omega \pm 10 \%$ | 0.0032 | 0.004 | 0.0304 | 0.0056 | 50.11 | 2 |
| 2 | N/A | N/A | N/A | N/A | N/A | N/A | N/A |
| 3 | N/A | N/A | N/A | N/A | N/A | N/A | N/A |
| 4 | N/A | N/A | N/A | N/A | N/A | N/A | N/A |
| 5 | $100 \Omega \pm 10 \%$ | 0.0036 | 0.0064 | 0.0034 | 0.0065 | 99.95 | 4,6 |
| 6 | N/A | N/A | N/A | N/A | N/A | N/A | N/A |
| 7 | $100 \Omega \pm 10 \%$ | 0.0036 | 0.0064 | 0.0034 | 0.0066 | 100.51 | 6,9 |
| 8 | $100 \Omega \pm 10 \%$ | 0.0038 | 0.0062 | 0.0034 | 0.0066 | 100.51 | 6,9 |
| 9 | N/A | N/A | N/A | N/A | N/A | N/A | N/A |
| 10 | $100 \Omega \pm 10 \%$ | 0.0036 | 0.0064 | 0.003 | 0.007 | 100.80 | 9, 11 |
|  | N/A | N/A | N/A | N/A | N/A | N/A | N/A |
|  | N/A | N/A | N/A | N/A | N/A | N/A | N/A |
| 11 | N/A | N/A | N/A | N/A | N/A | N/A | N/A |
| 12 | N/A | N/A | N/A | N/A | N/A | N/A | N/A |
| 13 | $100 \Omega \pm 10 \%$ | 0.008 | 0.006 | 0.007 | 0.007 | 99.55 | 13 |
| 14 | $50 \Omega \pm 10 \%$ | 0.032 | N/A | 0.004 | N/A | 50.11 | 13 |

[^2]
## FANOUT AND TRACE SPACE GUIDELINES

The ADRV9009 uses a 196-ball chip scale package ball grid array (CSP_BGA), $12 \mathrm{~mm} \times 12 \mathrm{~mm}$ package. The pitch between the pins is 0.8 mm . This small pitch makes it impractical to route all signals on a single layer. RF pins are placed on the outer edges of the ADRV9009 package. The location of the pins helps route the critical signals without a fanout via. Each digital signal is routed from the CSP_BGA pad using a 4.5 mil trace. The trace is connected to the CSP_BGA using a via in the pad structure. The signals are buried in the inner layers of the board for routing to other parts of the system.

The JESD204B interface signals are routed on two signal layers that use impedance control (Layer 5 and Layer 10). The spacing between the CSP_BGA pads is 17.5 mil. After the signal is on the inner layers, a 3.6 mil trace $(50 \Omega)$ connects the JESD204B signal to the FPGA mezzanine card (FMC) connector. The recommended CSP_BGA land pad size is 15 mil .
Figure 433 shows the fanout scheme of the ADRV9009-W/PCBZ. Like the CSP_BGA, the ADRV9009-W/PCBZ uses a via in the pad technique. This routing approach can be used for the ADRV9009 if there are no issues with manufacturing capabilities.


Figure 433. Trace Fanout Scheme on the ADRV9009-W/PCBZ (PCB Layer Top and Layer 5 Enabled)

## COMPONENT PLACEMENT AND ROUTING GUIDELINES

The ADRV9009 transceiver requires few external components to function, but those that are used require careful placement and routing to optimize performance. This section provides a checklist for properly placing and routing critical signals and components.
Signals with Highest Routing Priority
RF lines and JESD204B interface signals are the signals that are most critical and must be routed with the highest priority.

Figure 434 shows the general directions in which each of the signals must be routed so that they can be properly isolated from noisy signals.
The observation receiver and transmitter baluns and the matching circuits affect the overall RF performance of the

ADRV9009 transceiver. Make every effort to optimize the component selection and placement to avoid performance degradation. The RF Routing Guidelines section describes proper matching circuit placement and routing in more detail. Refer to the RF Port Interface Information section for more information.

To achieve the desired level of isolation between RF signal paths, use the technique described in the Isolation Techniques Used on the ADRV9009-W/PCBZ section in customer designs.
Install a $10 \mu \mathrm{~F}$ capacitor near the transmitter balun(s) VDDA1P8_TX dc feed(s) for RF transmitter outputs. The capacitor acts as a reservoir for the transmitter supply current. The Transmitter Balun DC Feed Supplies section discusses more details about the transmitter output power supply configuration.


Figure 434. RF Input/Output, REF_CLK_IN $\pm$, and JESD204B Signal Routing Guidelines

Figure 435 shows placement for ac coupling capacitors and a $100 \Omega$ termination resistor near the REF_CLK_IN $\pm$ pins. Shield the traces with ground flooding that is surrounded with vias staggered along the edge of the trace pair. The trace pair creates a shielded channel that shields the reference clock from any interference from other signals. Refer to the ADRV9009W/PCBZ layout, including board support files included with the evaluation board software, for exact details.

Route the JESD204B interface at the beginning of the PCB design and with the same priority as the RF signals. The RF Routing Guidelines section outlines recommendations for

JESD204B interface routing. Provide appropriate isolation between interface differential pairs. The Isolation Between JESD204B Lines section provides guidelines for optimizing isolation.

The RF_EXT_LO_I/O- pin (B7) and the RF_EXT_LO_I/O+ pin (B8) on the ADRV9009 are internally dc biased. If an external LO is used, connect the LO via ac coupling capacitors.


Figure 435. REF_CLK_IN $\pm$ Routing Recommendation

Signals with Second Routing Priority
Power supply quality has a direct impact on overall system performance. To achieve optimal performance, follow recommendations regarding ADRV9009 power supply routing. The following recommendations outline how to route different power domains that can be connected together directly and that can be tied to the same supply, but are separated by a $0 \Omega$ placeholder resistor or ferrite bead (FB).

When using a trace to connect power to a particular domain, ensure that this trace is surrounded by ground.
Figure 436 shows an example of such traces routed on Layer 12 of the ADRV9009-W/PCBZ. Each trace is separated from any other signal by the ground plane and vias. Separating the traces from other signals is essential to providing necessary isolation between the ADRV9009 power domains.


Figure 436. Layout Example of Power Supply Domains Routed with Ground Shielding (Layer 12 to Power)

Each power supply pin requires a $0.1 \mu \mathrm{~F}$ bypass capacitor near the pin at a minimum. Place the ground side of the bypass capacitor in a way so that ground currents flow away from other power pins and the bypass capacitors.
For the domains shown in Figure 437, like the domains powered through a $0 \Omega$ placeholder resistor or FB, place the $0 \Omega$ placeholder resistors or FBs further away from the device. Space $0 \Omega$ placeholder resistors or FBs apart from each other to ensure that the electric fields on the FBs do not influence each other. Figure 438 shows an example of how the FBs, reservoir capacitors, and decoupling capacitors are placed. It is
recommended to connect an FB between a power plane and the ADRV9009 at a distance away from the device (see Figure 438 for specific distances) The FB and the reservoir capacitor provide stable voltage for the ADRV9009 during operation by isolating the pin or pins that the network is connected to from the power plane. Then, shield that trace with ground and provide power to the power pins on the ADRV9009. Place a 100 nF capacitor near the power supply pin with the ground side of the bypass capacitor placed in a way so that ground currents flow away from other power pins and the bypass capacitors.


Figure 437. Power Supply Domains Interconnection Guidelines


Figure 438. Placement Example of $0 \Omega$ Resistor Placeholders for FBs, Reservoir Capacitors, and Bypass Capacitors on the ADRV9009-W/PCBZ (Layer 12 to Power Layer and Bottom Layer)

## Signals with Lowest Routing Priority

As a last step while designing the PCB layout, route signals shown in Figure 439. The following list outlines the recommended order of signal routing:

1. Use ceramic $1 \mu \mathrm{~F}$ bypass capacitors at the VDDA1P1_ RF_VCO pin, VDDA1P1_AUX_VCO pin, and VDDA1P1_CLOCK_VCO pin. Place them as close as possible to the ADRV9009 device with the ground side of the bypass capacitor placed in a way so that ground currents flow away from other power pins and the bypass capacitors, if possible.
2. Connect a $14.3 \mathrm{k} \Omega$ resistor to the RBIAS pin (C14). This resistor must have a $1 \%$ tolerance.
3. Pull the TEST pin (J6) to ground for normal operation. The device has support for JTAG boundary scan, and this pin is used to access that function. Refer to the JTAG Boundary Scan section for JTAG boundary scan information.
4. Pull the $\overline{\text { RESET }}$ pin (J4) high with a $10 \mathrm{k} \Omega$ resistor to $\mathrm{VDD}_{-}$ INTERFACE for normal operation. To reset the device, drive the $\overline{\text { RESET }}$ pin low.

When routing analog signals, such as GPIO_3P3_x/Auxiliary DAC $x$ or AUXADC_x, it is recommended to route them away from the digital section (Row H through Row P). Do not cross the analog section of the ADRV9009, highlighted by a red dotted line in Figure 439, by any digital signal routing.

When routing digital signals from Row H and below, it is important to route them away from the analog section (Row A through Row G). Do not cross the analog section of the ADRV9009, highlighted by a red dotted line in Figure 439, by any digital signal routing.


Figure 439. Auxiliary ADC, Analog, and Digital GPIO Signals Routing Guidelines

## RF AND JESD204B TRANSMISSION LINE LAYOUT RF Routing Guidelines

The ADRV9009-W/PCBZ uses microstrip type lines for receiver, observation receiver, and transmitter RF traces. In general, it is not recommended to use any number of vias to route RF traces unless a direct line route is not possible. Differential lines from the balun to the receiver pins, observation receiver pins, and transmitter pins must be as short as possible. Also, make the length of the single-ended transmission line short to minimize the effects of parasitic coupling. These traces are the most critical when optimizing performance and are, therefore, routed before any other routing. These traces have the highest priority if trade-offs are needed.

Figure 440 and Figure 441 show pi matching networks on the single-ended side of the baluns. The observation receiver front
end is dc biased internally, so the differential side of the balun is ac-coupled. The system designer can optimize the RF performance with a proper selection of the balun, matching components, and ac coupling capacitors. The external LO traces and the REF_CLK_IN $\pm$ traces may require matching components as well to ensure optimal performance.
All the RF signals mentioned previously must have a solid ground reference under each trace. Do not run any of the critical traces over a section of the reference plane that is discontinuous. The ground flood on the reference layer must extend all the way to the edge of the board. This flood length ensures signal integrity for the SMA launch when an edge launch connector is used.
Refer to the RF Port Interface Information section for more information on RF matching recommendations for the device.


Figure 440. Pi Network Matching Components Available on Transmitter and Receiver


Figure 441. Pi Network Matching Components Available on Observation Receiver Inputs

## Transmitter Balun DC Feed Supplies

Each transmitter requires approximately 200 mA supplied through an external connection. On the ADRV9008-2 and ADRV9009 evaluation boards, bias voltages are supplied at the dc feed of the baluns. Layout of both boards allows the use of external chokes to provide a 1.8 V power domain to the ADRV9009 outputs. This configuration is useful in scenarios where a balun used at the transmitter output is not capable of conducting the current necessary for the transmitter outputs to
operate. To reduce switching transients when attenuation settings change, power the balun dc feed or transmitter output chokes directly by the 1.8 V plane. Design the geometry of the 1.8 V plane so that each balun supply or each set of two chokes is isolated from the other. This geometry can affect transmitter to transmitter isolation. Figure 442 shows the layout configuration used on the ADRV9009-W/PCBZ.


Figure 442. Transmitter Power Supply Planes (VDDA1P8_TX) on the ADRV9009-W/PCBZ

Both the positive and negative transmitter pins must be biased with 1.8 V . This biasing is accomplished on the evaluation board through chokes and decoupling capacitors, as shown in Figure 443. Match both chokes and their layout to avoid potential current spikes. A difference in parameters between both chokes can cause unwanted emission at transmitter outputs. Place the decoupling capacitors that are near the transmitter balun as close as possible to the dc feed of the balun or the ground pin. Make orientation of the capacitor perpendicular to the device so that the return current forms as small a loop as possible with the ground pins surrounding the transmitter input. A combination network of capacitors provides a wideband and low impedance ground path, eliminates transmitter spectrum spurs, and dampens the transients.


Figure 443. Transmitter DC Chokes and Balun Feed Supply

## JESD204B Trace Routing Recommendations

The ADRV9009 transceiver uses the JESD204B, high speed serial interface. To ensure optimal performance of this interface, keep the differential traces as short as possible by placing the ADRV9009 as close as possible to the FPGA or BBP, and route the traces directly between the devices. Use a PCB material with a low dielectric constant ( $<4$ ) to minimize loss. For distances greater than 6 inches, use a premium PCB material such as RO4350B or RO4003C.

## Routing Recommendations

Route the differential pairs on a single plane using a solid ground plane as a reference on the layers above and below these traces.

All JESD204B lane traces must be impedance controlled to achieve $50 \Omega$ to ground. It is recommended that the differential pair be coplanar and loosely coupled. An example of a typical configuration is a 5 mil trace width and 15 mil edge to edge spacing, with the trace width maximized, as shown in Figure 444.
Match trace widths with pin and ball widths while maintaining impedance control. If possible, use 1 oz . copper trace widths of at least $8 \mathrm{mil}(200 \mu \mathrm{~m})$. The coupling capacitor pad size must match JESD204B lane trace widths. If the trace width does not match the pad size, use a smooth transition between different widths.

The pad area for all connector and passive component choices must be minimized due to a capacitive plate effect that leads to problems with signal integrity.

Reference planes for impedance controlled signals must not be segmented or broken for the entire length of a trace.
The REF_CLK_IN $\pm$ signal trace and the SYSREF signal trace are impedance controlled for characteristic impedance $\left(\mathrm{Z}_{0}\right)=$ $50 \Omega$.

## Stripline Transmission Lines vs. Microstrip Transmission Lines

Stripline transmission lines have less signal loss and emit less electromagnetic interference than microstrip transmission lines. However, stripline transmission lines require the use of vias that add line inductance, increasing the difficulty of controlling the impedance.
Microstrip transmission lines are easier to implement if the component placement and density allow routing on the top layer. Microstrip transmission lines make controlling the impedance easier.
If the top layer of the PCB is used by other circuits or signals, or if the advantages of stripline transmission lines are more desirable than the advantages of microstrip transmission lines, implement the following recommendations:

- Minimize the number of vias.
- Use blind vias where possible to eliminate via stub effects, and use microvias to minimize via inductance.
- When using standard vias, use a maximum via length to minimize the stub size. For example, on an 8-layer board, use Layer 7 for the stripline pair.
- Place a pair of ground vias in proximity to each via pair to minimize the impedance discontinuity.

Route the JESD204B lines on the top side of the evaluation board as a differential $100 \Omega$ pair (microstrip). For the ADRV9009W/PCBZ, the JESD204B differential signals are routed on the inner layers of the board (Layer 5 and Layer 10) as differential $100 \Omega$ pairs (stripline). To minimize potential coupling, these signals are placed on an inner layer using a via embedded in the component footprint pad where the ball connects to the PCB. The ac coupling capacitors ( 100 nF ) on these signals are placed near the connector and away from the chip to minimize coupling. The JESD204B interface can operate at frequencies of up to 12 GHz . Ensure that signal integrity from the chip to the connector is maintained.

## ISOLATION TECHNIQUES USED ON THE ADRV9009-W/PCBZ <br> Isolation Goals

Significant isolation challenges were overcome in designing the ADRV9009-W/PCBZ. The following isolation requirements accurately evaluate the ADRV9009 transceiver performance:

- Transmitter to transmitter: 75 dB out to 6 GHz
- Transmitter to receiver: 65 dB out to 6 GHz
- Receiver to receiver: 65 dB out to 6 GHz
- Transmitter to observation receiver: 65 dB out to 6 GHz

To meet these isolation goals with significant margin, isolation structures are introduced.

Figure 445 shows the isolation structures used on the ADRV9009W/PCBZ. These structures consist of a combination of slots and square apertures. These structures are present on every copper layer of the PCB stack. The advantage of using square apertures is that signals can be routed between the openings without affecting the isolation benefits of the array of apertures. When using these isolation structures, make sure to place ground vias around the slots and apertures.


Figure 444. Routing JESD204B, Differential A and Differential B Correspond to Differential Positive Signals or Negative Signals (One Differential Pair)


Figure 445. Isolation Structures on the ADRV9009-W/PCBZ


Figure 446. Current Steering Vias Placed Next to Isolation Structures

Figure 446 outlines the methodology used on the ADRV9009W/PCBZ. When using slots, ground vias must be placed at the ends of the slots and along the sides of the slots. When using square apertures, at least one single ground via must be placed adjacent to each square. These vias must be through-hole vias from the top layer to the bottom layer. The function of these vias is to steer return current to the ground planes near the apertures.
For accurate slot spacing and square apertures layout, use simulation software when designing a PCB for the ADRV9009 transceiver. Spacing between square apertures must be no more than $1 / 10$ of a wavelength.
Calculate the wavelength using Equation 1:

$$
\begin{equation*}
\text { Wavelength }(m)=\frac{300}{\text { Frequency }(\mathrm{MHz}) \times \sqrt{E_{R}}} \tag{1}
\end{equation*}
$$

where $E_{R}$ is the dielectric constant of the isolator material. For RO4003C material, microstrip structure (+ air), $E_{R}=2.8$. For FR4370 HR material, stripline structure, $E_{R}=4.1$.
For example, if the maximum RF signal frequency is 6 GHz , and $E_{R}=2.8$ for RO4003C material, microstrip structure (+ air), the minimum wavelength is approximately 29.8 mm .

To follow the $1 / 10$ wavelength spacing rule, square aperture spacing must be 2.98 mm or less.

## Isolation Between JESD204B Lines

The JESD204B interface uses eight line pairs that can operate at speeds of up to 12 GHz . When configuring the PCB layout, ensure that these lines are routed according to the rules outlined in the JESD204B Trace Routing Recommendations section. In addition,
use isolation techniques to prevent crosstalk between different JESD204B lane pairs.

Figure 447 shows a technique used on the ADRV9009-W/PCBZ that involves via fencing. Placing ground vias around each JESD204B pair provides isolation and decreases crosstalk. The spacing between vias is 1.24 mm .
Figure 447 shows the rule provided in Equation 1. JESD204B lines are routed on Layer 5 and Layer 10 so that the lines use stripline structures. The dielectric material used in the inner layers of the ADRV9009-W/PCBZ PCB is FR4-370HR.
For accurate spacing of the JESD204B fencing vias, use layout simulation software. Input the following data into Equation 1 to calculate the wavelength and square aperture spacing:

- The maximum JESD204B signal frequency is approximately 12 GHz .
- For FR4-370HR material, stripline structure, $E_{R}=4.1$, the minimum wavelength is approximately 12.4 mm .

To follow the $1 / 10$ wavelength spacing rule, spacing between vias must be 1.24 mm or less. The minimum spacing recommendation according to transmission line theory is $1 / 4$ wavelength.


Figure 447. Via Fencing Around JESD204B Lines, PCB Layer 10

## RF PORT INTERFACE INFORMATION

This section details the RF transmitter and receiver interfaces for optimal device performance. This section also includes data for the ADRV9009 RF port impedance values (see Figure 448 and Figure 449 for impedance values) and examples of impedance matching networks used in the evaluation platform. This section also provides information on board layout techniques and balun selection guidelines.

The ADRV9009 is a highly integrated transceiver with transmit, receive, and observation (DPD) receive signal chains. External impedance matching networks are required on the transmitter and receiver ports to achieve the performance levels indicated in this data sheet.

It is recommended to use simulation tools in the design and optimization of impedance matching networks. To achieve the closest match between computer simulated results and measured results, accurate models of the board environment, surface-mount device (SMD) components (including baluns and filters), and ADRV9009 port impedances are required.

## RF Port Impedance Data

This section provides the port impedance data for all transmitters and receivers in the ADRV9009 integrated transceiver. Note the following:

- $Z_{o}$ is defined as $50 \Omega$.
- The ADRV9009 ball pads are the reference plane for this data.
- Single-ended mode port impedance data is not available. However, a rough assessment is possible by taking the differential mode port impedance data and dividing both the real and imaginary components by 2.
- Contact Analog Devices applications engineering for the impedance data in Touchstone format.


Figure 448. Transmitter 1 and Transmitter 2 SEDZ and Parallel Equivalent Differential Impedance (PEDZ) Data


Figure 449. Receiver 1 and Receiver 2 SEDZ and PEDZ Data

## ADRV9009



Figure 450. Observation Receiver 1 and Observation Receiver 2 SEDZ and PEDZ Data


Figure 451. RF_EXT_LO_I/O $\pm$ SEDZ and PEDZ Data


FREQUENCY ( 0.000 Hz TO 1.100 GHz )
Figure 452. REF_CLK_IN $\pm$ SEDZ and PEDZ Data, On Average, the Real Part of the Parallel Equivalent Differential Impedance $\left(R_{p}\right)=A p p r o x i m a t e l y ~ 70 k \Omega$

## ADRV9009

## Advanced Design System (ADS) Setup Using the DataAccessComponent and SEDZ File

Analog Devices supplies the port impedance as an .s1p file that can be downloaded from the ADRV9009 product page. This format allows simple interfacing to the ADS by using the DataAccessComponent. In Figure 453, Term 1 is the singleended input or output, and Term 2 is the differential input or output RF port on the ADRV9009. The pi on the single-ended side and the differential pi configuration on the differential side allow maximum flexibility in designing matching circuits. The pi configuration is suggested for all design layouts because the pi configuration can step the impedance up or down as needed with appropriate component population.

Take the following steps to set up a simulation for impedance measurement and impedance matching:

1. The DataAccessComponent block reads the $\mathbf{r f}$ port.s1p file. This file is the device RF port reflection coefficient.
2. The two equations convert the RF port reflection coefficient to a complex impedance. The result is the RX_SEDZ variable.
3. The RF port calculated complex impedance (RX_SEDZ) defines the Term 2 impedance.
4. Term 2 is used in a differential mode, and Term 1 is used in a single-ended mode.

Setting up the simulation this way allows the user to measure the input reflection (S11), output reflection (S22), and through reflection (S21) of the three-port system without complex math operations within the display page.
For the highest accuracy, the electromagnetic momentum (EM) modeling result of the PCB artwork, S11, S22, and S21 of the matching components and balun must be used in the simulations.

## Simple Port Impedance Matching Schematic



Figure 453. Simulation Setup in ADS with SEDZ.s1p Files and DataAccessComponent
Table 11. Sample Wire Wound DC Bias Choke Resistance vs. Size vs. Inductance

| Inductance (nH) | Resistance (Size: 0603) ( $\mathbf{\Omega})$ | Resistance $\mathbf{( S i z e : ~ 1 2 0 6 ) ( \mathbf { \Omega } )}$ |
| :--- | :--- | :--- |
| 100 | 0.10 | 0.08 |
| 200 | 0.15 | 0.10 |
| 300 | 0.16 | 0.12 |
| 400 | 0.28 | 0.14 |
| 500 | 0.45 | 0.15 |
| 600 | 0.52 | 0.20 |

## Transmitter Bias and Port Interface

This section considers the dc biasing of the ADRV9009 transmitter outputs and how to interface to each transmitter port. The ADRV9009 transmitters operate over a range of frequencies. At full output power, each differential output side draws approximately 100 mA of dc bias current. The transmitter outputs are dc biased to a 1.8 V supply voltage using either RF chokes (wire wound inductors) or a transformer center tap connection.
Careful design of the dc bias network is required to ensure optimal RF performance levels. When designing the dc bias network, select components with low dc resistance ( $\mathrm{R}_{\mathrm{DCR}}$ ) to minimize the voltage drop across the series parasitic resistance element with either of the suggested dc bias schemes suggested in Figure 454. The R ${ }_{D C R}$ resistors indicate the parasitic elements. As the impedance of the parasitics increases, the voltage drop ( $\Delta \mathrm{V}$ ) across the parasitic element increases, which causes the transmitter RF performance ( $\mathrm{P}_{\mathrm{O}, 1 \mathrm{~dB}}$ and $\mathrm{P}_{\mathrm{O}, \mathrm{MAX}}$, for example) to degrade. The choke inductance $\left(\mathrm{L}_{\mathrm{C}}\right)$ must be at least $3 \times$ higher than the load impedance at the lowest desired frequency so that the $\mathrm{L}_{\mathrm{C}}$ does not degrade the output power (see Table 11).
The recommended dc bias network is shown in Figure 455. This network has fewer parasitics and fewer total components.

Figure 456 through Figure 459 show four basic differential transmitter output configurations. Except for cases in which impedance is already matched, impedance matching networks (balun single-ended port) are required to achieve optimum device performance from the device. In applications where the transmitter is not connected to another circuit that requires or can tolerate dc bias on the transmitter outputs, the transmitter outputs must be ac-coupled because of the dc bias voltage applied to the differential output lines of the transmitter.
The recommended RF transmitter interface, shown in Figure 454 to Figure 459, features a center tapped balun. This configuration offers the lowest component count of the options presented.
Descriptions of the transmitter port interface schemes are as follows:

- In Figure 456, the center tapped transformer passes the bias voltage directly to the transmitter outputs.
- In Figure 457, RF chokes bias the differential transmitter output lines. Additional coupling capacitors $\left(\mathrm{C}_{\mathrm{C}}\right)$ are added in the creation of a transmission line balun.
- In Figure 458, RF chokes bias the differential transmitter output lines and connect to a transformer.
- In Figure 459, RF chokes bias the differential output lines that are ac-coupled to the input of a driver amplifier.

If a transmitter balun that requires a set of external dc bias chokes is selected, careful planning is required. It is necessary to find the optimum compromise between the choke physical size, choke dc resistance, and the balun low frequency insertion loss. In commercially available dc bias chokes, resistance decreases as size increases. As choke inductance increases, resistance increases. It is undesirable to use physically small chokes with high inductance
because small chokes exhibit the greatest resistance. For example, the voltage drop of a 500 nH 0603 choke at 100 mA is roughly 50 mV .


Figure 454. RF DC Bias Configurations Showing Parasitic Losses Due to Wire Wound Chokes


Figure 455. RF DC Bias Configurations Showing Parasitic Losses Due to Center Tapped Transformers


Figure 456. Using a Center Tapped Transformer


Figure 457. Using Bias Chokes and a Transmission Line Balun


Figure 458. Using Bias Chokes and a Transformer


Figure 459. Using a Differential to Single-Ended Driver Amplifier

## General Receiver Path Interface

The ADRV9009 has the following two types of receivers: receiver and observation receiver. These receivers include two main receive pathways (Receiver 1 and Receiver 2) and two observation or DPD receivers (Observation Receiver 1 and Observation Receiver 2). The receivers can support up to 200 MHz bandwidth, and the observation receivers can support up to 450 MHz bandwidth. The receiver channels and observation receiver channels are designed for differential use.
The ADRV9009 receivers support a wide range of operation frequencies. In the case of the receiver channels and observation receiver channels, the differential signals interface to an integrated mixer. The mixer input pins have a dc bias of approximately 0.7 V and may need to be ac-coupled, depending on the common-mode voltage level of the external circuit.
Important considerations for the receiver port interface are as follows:

- The device to be interfaced (filter, balun, transmit receive (T/R) switch, external low noise amplifier (LNA), and external PA, for example).
- The receiver and observation receiver maximum safe input power is 23 dBm (peak).
- The receiver and observation receiver optimum dc bias voltage is 0.7 V bias to ground.
- The board design (reference planes, transmission lines, and impedance matching, for example).

Figure 460 and Figure 461 show possible differential receiver port interface circuits. The options in Figure 460 and Figure 461 are valid for all receiver inputs operating in differential mode, though only the Receiver 1 signal names are indicated. Impedance matching may be necessary to obtain the performance levels described in this data sheet.
Given wide RF bandwidth applications, SMD balun devices function well. Decent loss and differential balance are available in a relatively small $(0603,0805)$ package.


Figure 460. Differential Receiver Interface Using a Transformer


Figure 461. Differential Receiver Interface Using a Transmission Line Balun

## Impedance Matching Network Examples

Impedance matching networks are required to achieve the ADRV9009 data sheet performance levels. This section provides example topologies and components used on the ADRV9009W/PCBZ.

Device models, board models, and balun and SMD component models are required to build an accurate system level simulation. The board layout model can be obtained from an EM simulator. The balun and SMD component models can be obtained from the device vendors or built locally. Contact Analog Devices applications engineering for ADRV9009 modeling details.
The impedance matching networks provided in this section are not evaluated in terms of mean time to failure (MTTF) in high volume production. Consult with component vendors for longterm reliability concerns. Consult with balun vendors to determine appropriate conditions for dc biasing.
Figure 464 shows three elements in parallel marked do not install (DNI). However, only one set of SMD component pads is placed on the board. For example, R202, L202, and C202 components only have one set of SMD pads for one SMD component. Figure 464 shows that in a generic port impedance matching network, the shunt or series elements can be resistors, inductors, or capacitors.

## Data Sheet <br> ADRV9009



N
N
©
+

## ADRV9009

TX1


TX2


Figure 463. Transmitter 1 and Transmitter 2 Generic Matching Network Topology


Figure 464. Receiver 1 and Receiver 2 Generic Matching Network Topology


Figure 465. Observation Receiver 1 and Observation Receiver 2 Generic Matching Network Topology

## ADRV9009

Table 12 through Table 17 show the selected balun and component values used for three matching network sets. Refer to Figure 463 or Figure 465 for a wideband matching example that operates across the entire device frequency range with reduced performance.

The RF matching used in the ADRV9009-W/PCBZ allows the ADRV9009 to operate across the entire chip frequency range with slightly reduced performance. Components $\mathrm{C}, \mathrm{R}$, and L can be used in all frequency bands.

Table 12. Receiver 1 Evaluation Board Matching Components

| Frequency Band | $\mathbf{2 0 1}$ | $\mathbf{2 0 2}$ | $\mathbf{2 0 3}$ | $\mathbf{2 0 4}$ | $\mathbf{2 0 5 , 2 0 6}$ | $\mathbf{2 0 7}$ | T201 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 625 MHz to 2815 MHz | 22 nH | 12 pF | 62 nH | 180 nH | 39 pF | 91 nH | Johanson 1720BL15A0100 |
| 3400 MHz to 4800 MHz | DNI | $0 \Omega$ | DNI | 18 nH | 1.3 nH | 0.4 pF | Anaren BD3150L50100AHF |
| 5300 MHz to 5900 MHz | DNI | 0.6 nH | DNI | DNI | 0.4 pF | 4.3 nH | Johanson 5400BL15B200 |

Table 13. Receiver 2 Evaluation Board Matching Components

| Frequency Band | $\mathbf{2 0 8}$ | $\mathbf{2 0 9}$ | $\mathbf{2 1 0}$ | $\mathbf{2 1 1}$ | $\mathbf{2 1 2 , 2 1 3}$ | $\mathbf{2 1 4}$ | T202 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 625 MHz to 2815 MHz | 22 nH | 12 pF | 62 nH | 180 nH | 39 pF | 91 nH | Johanson 1720BL15A0100 |
| 3400 MHz to 4800 MHz | DNI | $0 \Omega$ | DNI | 18 nH | 1.3 nH | 0.4 pF | Anaren BD3150L50100AHF |
| 5300 MHz to 5900 MHz | DNI | 0.6 nH | DNI | DNI | 0.4 pF | 4.3 nH | Johanson 5400BL15B200 |

Table 14. Observation Receiver 1 Evaluation Board Matching Components

| Frequency Band | $\mathbf{2 1 5}$ | $\mathbf{2 1 6}$ | $\mathbf{2 1 7}$ | $\mathbf{2 1 8}$ | $\mathbf{2 1 9 , 2 2 0}$ | $\mathbf{2 2 1}$ | T205 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 625 MHz to 2815 MHz | DNI | $0 \Omega$ | DNI | 56 nH | 5.6 pF | 180 nH | Johanson 1720BL15A0100 |
| 3400 MHz to 4800 MHz | 0.3 pF | 1.6 pF | 2 nH | 6.8 nH | 1.7 nH | 220 nH | Anaren BD3150L50100AHF |
| 5300 MHz to 5900 MHz | 100 nH | 6.8 pF | 5.6 nH | DNI | 0.8 pF | 1.5 nH | Johanson 5400BL15B200 |

Table 15. Observation Receiver 2 Evaluation Board Matching Components

| Frequency Band | $\mathbf{2 2 2}$ | $\mathbf{2 2 3}$ | $\mathbf{2 2 4}$ | $\mathbf{2 2 5}$ | $\mathbf{2 2 6 , 2 2 7}$ | $\mathbf{2 2 8}$ | T207 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 625 MHz to 2815 MHz | DNI | $0 \Omega$ | Do not install | 56 nH | 5.6 pF | 180 nH | Johanson 1720BL15A0100 |
| 3400 MHz to 4800 MHz | 0.3 pF | 1.6 pF | 2 nH | 6.8 nH | 1.7 nH | 220 nH | Anaren BD3150L50100AHF |
| 5300 MHz to 5900 MHz | 100 nH | 6.8 pF | 5.6 nH | DNI | 0.8 pF | 1.5 nH | Johanson 5400BL15B200 |

Table 16. Transmitter 1 Evaluation Board Matching Components ${ }^{1}$

| Frequency Band |  | $\mathbf{3 1 4}$ | $\mathbf{3 1 3}$ | $\mathbf{3 1 2}$ | $\mathbf{3 0 9 , 3 1 0}$ | $\mathbf{3 1 1}$ | T302 | T302 Pin 2, Bypass <br> Capacitor C332 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 625 MHz to 2815 MHz | 22 nH | 4.7 pF | 43 nH | $0 \Omega$ | 0.2 pF | Johanson 1720BL15B0050 | 33 pF | C307, L308, |
| 3400 MHz to 4800 MHz | DNI | $0 \Omega$ | DNI | 2.7 nH | 0.2 pF | Anaren BD3150L50100AHF | 3.9 pF | DNI |
| 5300 MHz to 5900 MHz | DNI | $0 \Omega$ | DNI | 0.9 nH | 8.2 nH | Johanson 5400BL14B100 | 1.8 pF | DNI |

${ }^{1}$ These matches provide VDDA1P8_TX to the TXx_OUT $\pm$ pins through the balun.

Table 17. Transmitter 2 Evaluation Board Matching Components ${ }^{1,}$

| Frequency Band | $\mathbf{3 2 2}$ | $\mathbf{3 2 1}$ | $\mathbf{3 2 0}$ | $\mathbf{3 1 7 , 3 1 8}$ | $\mathbf{3 1 9}$ | T303 | T303 Pin 2, Bypass <br> Capacitor C335 | C315, C316, <br> L315, $\mathbf{L 3 1 6}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 625 MHz to 2815 MHz | 22 nH | 4.7 pF | 43 nH | $0 \Omega$ | 0.2 pF | Johanson 1720 BL 15 B 0050 | 33 pF | DNI |
| 3400 MHz to 4800 MHz | DNI | $0 \Omega$ | DNI | 2.7 nH | 0.2 pF | Anaren BD3150L50100AHF | 3.9 pF | DNI |
| 5300 MHz to 5900 MHz | DNI | $0 \Omega$ | DNI | 0.9 nH | 8.2 nH | Johanson 5400BL14B100 | 1.8 pF | DNI |

[^3]
## OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MO-275-GGAB-1.
Figure 466. 196-Ball Chip Scale Package Ball Grid Array [CSP_BGA] (BC-196-13)
Dimensions shown in millimeters

## ORDERING GUIDE

| Model $^{1}$ | Temperature Range $^{\mathbf{2}}$ | Package Description | Package Option |
| :--- | :--- | :--- | :--- |
| ADRV9009BBCZ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 196 -Ball Chip Scale Package Ball Grid Array [CSP_BGA] | BC-196-13 |
| ADRV9009BBCZ-REEL | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 196-Ball Chip Scale Package Ball Grid Array [CSP_BGA] | BC-196-13 |
| ADRV9009-W/PCBZ |  | Pb-Free Evaluation Board, 75 MHz to 6000 MHz |  |

${ }^{1} \mathrm{Z}=$ RoHS Compliant Part.
${ }^{2}$ See the Thermal Management section.

# Mouser Electronics 

Authorized Distributor

Click to View Pricing, Inventory, Delivery \& Lifecycle Information:

Analog Devices Inc.:
ADRV9009BBCZ-REEL ADRV9009BBCZ ADRV9009-W/PCBZ


[^0]:    ${ }^{1}$ VDDA1P3 refers to all analog 1.3 V supplies, including: VDDA1P3_RF_SYNTH, VDDA1P3_BB, VDDA1P3_RX_RF, VDDA1P3_RX_TX, VDDA1P3_RF_VCO_LDO, VDDA1P3_RF_LO, VDDA1P3_DES, VDDA1P3_SER, VDDA1P3_CLOCK_SYNTH, VDDA1P3_CLOCK_VCO_LDO, VDDA1P3_AUX_SYNTH, and VDDA1P3_AUX_VCO_LDO.

[^1]:    ${ }^{1}$ VDDA1P3 refers to all analog 1.3 V supplies, including: VDDA1P3_RF_SYNTH, VDDA1P3_BB, VDDA1P3_RX_RF, VDDA1P3_RX_TX, VDDA1P3_RF_VCO_LDO, VDDA1P3_RF_LO, VDDA1P3_DES, VDDA1P3_SER, VDDA1P3_CLOCK_SYNTH, VDDA1P3_CLOCK_VCO_LDO, VDDA1P3_AUX_SYNTH, and VDDA1P3_AUX_VCO_LDO.

[^2]:    ${ }^{1}$ N/A means not applicable.

[^3]:    ${ }^{1}$ These matches provide VDDA1P8_TX to the TXx_OUT $\pm$ pins through the balun.

