

# 1.5 $\Omega$ On Resistance, ±15 V/+12 V/±5 V, *i*CMOS, Quad SPST Switches

## **Data Sheet**

## FEATURES

1.5 Ω on resistance
0.3 Ω on-resistance flatness
0.1 Ω on-resistance match between channels
Continuous current per channel
LFCSP: 250 mA
TSSOP: 190 mA
Fully specified at +12 V, ±15 V, and ±5 V
No V<sub>L</sub> supply required
3 V logic-compatible inputs
Rail-to-rail operation
16-lead TSSOP and 16-lead, 4 mm × 4 mm LFCSP
AEC-Q100 gualified for automotive applications

## **APPLICATIONS**

Automated test equipment Data acquisition systems Battery-powered systems Sample-and-hold systems Audio signal routing Video signal routing Communications systems Relay replacement

## **GENERAL DESCRIPTION**

The ADG1411/ADG1412/ADG1413 are monolithic complementary metal-oxide semiconductor (CMOS) devices containing four independently selectable switches designed on an *i*CMOS\* process. *i*CMOS (industrial CMOS) is a modular manufacturing process combining high voltage CMOS and bipolar technologies. It enables the development of a wide range of high performance analog ICs capable of 33 V operation in a footprint that no previous generation of high voltage devices has been able to achieve. Unlike analog ICs using conventional CMOS processes, *i*CMOS components can tolerate high supply voltages while providing increased performance, dramatically lower power consumption, and reduced package size.

The on-resistance profile is very flat over the full analog input range, ensuring excellent linearity and low distortion when switching signals.

*i*CMOS construction ensures ultralow power dissipation, making the devices ideally suited for portable and battery-powered instruments.

The ADG1411/ADG1412/ADG1413 contain four independent single-pole/single-throw (SPST) switches. The ADG1411 and

Rev. D Document Feedback Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

## FUNCTIONAL BLOCK DIAGRAM

ADG1411/ADG1412/ADG1413




Figure 1.

ADG1412 differ only in that the digital control logic is inverted. The ADG1411 switches are turned on with Logic 0 on the appropriate control input, whereas the ADG1412 switches are turned on with Logic 1. The ADG1413 has two switches with digital control logic similar to that of the ADG1411; the logic is inverted on the other two switches. Each switch conducts equally well in both directions when on and has an input signal range that extends to the supplies. In the off condition, signal levels up to the supplies are blocked.

The ADG1413 exhibits break-before-make switching action for use in multiplexer applications. Inherent in the design is low charge injection, which results in minimum transients when the digital inputs are switched.

## **PRODUCT HIGHLIGHTS**

- 1.  $2.6 \Omega$  maximum on resistance over temperature.
- 2. Minimum distortion.
- 3. Ultralow power dissipation:  $<0.03 \mu$ W.
- 4. 16-lead TSSOP and 16-lead, 4 mm × 4 mm LFCSP.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 ©2008–2020 Analog Devices, Inc. All rights reserved. Technical Support www.analog.com

# TABLE OF CONTENTS

Features
Applications1
Functional Block Diagram 1
General Description
Product Highlights 1
Revision History 2
Specifications
±15 V Dual Supply
+12 V Single Supply 4
±5 V Dual Supply5

## **REVISION HISTORY**

#### 1/2020-Rev. C to Rev. D

Change to Features Section	1
Changes to Leakage Currents Parameter, Table 1	3
Changes to Leakage Currents Parameter, Table 2	4
Changes to Leakage Currents Parameter, Table 3	5
Updated Outline Dimensions	. 15

#### 3/2016-Rev. B to Rev. C

Changed CP-16-13 to CP-16-26	Throughout
Changes to Figure 2, Figure 3, and Table 5	7
Updated Outline Dimensions	
Changes to Ordering Guide	16

Absolute Maximum Ratings	6
ESD Caution	6
Pin Configurations and Function Descriptions	7
Typical Performance Characteristics	8
Terminology	12
Test Circuits	13
Outline Dimensions	15
Ordering Guide	16
Automotive Products	16

## 3/2011—Rev. A to Rev. B

Changes to Features Section	1
Changes to Table 5, Added Exposed Pad Notation	3
Updated Outline Dimensions	15
Changes to Ordering Guide	40
Added Automotive Products Section	40

#### 3/2009—Rev. 0 to Rev. A

Changes to Power Requirements, IDD, Digital Inputs = 5 V	
Parameter, Table 1	3
Changes to Power Requirements, IDD, Digital Inputs = 5 V	
Parameter Table 2	4

5/2008—Revision 0: Initial Version

# SPECIFICATIONS

## ±15 V DUAL SUPPLY

 $V_{\text{DD}}$  = 15 V  $\pm$  10%,  $V_{\text{SS}}$  = –15 V  $\pm$  10%, GND = 0 V, unless otherwise noted.

#### Table 1.

Parameter	25°C	-40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments
ANALOG SWITCH					
Analog Signal Range			V <sub>DD</sub> to V <sub>SS</sub>	V	
On Resistance, Ron	1.5			Ωtyp	$V_s = \pm 10 \text{ V}$ , $I_s = -10 \text{ mA}$ ; see Figure 23
	1.8	2.3	2.6	Ωmax	$V_{DD} = +13.5 V, V_{SS} = -13.5 V$
On-Resistance Match Between	0.1			Ωtyp	$V_{s} = \pm 10 V$ , $I_{s} = -10 mA$
Channels, $\Delta R_{ON}$					
	0.18	0.19	0.21	Ωmax	
On-Resistance Flatness, RFLAT(ON)	0.3			Ωtyp	$V_{s} = \pm 10 V$ , $I_{s} = -10 mA$
	0.36	0.4	0.45	Ωmax	
LEAKAGE CURRENTS					$V_{DD} = +16.5 \text{ V}, \text{ V}_{SS} = -16.5 \text{ V}$
Source Off Leakage, Is (Off)	±0.03			nA typ	$V_s = \pm 10 \text{ V}, V_D = \mp 10 \text{ V}; \text{ see Figure 24}$
	±0.55	±2	±12.5	nA max	
ADG1411WBCPZ-REEL Only	±3		±40	nA max	
Drain Off Leakage, I <sub>D</sub> (Off)	±0.03		10	nA typ	$V_s = \pm 10 V$ , $V_D = \mp 10 V$ ; see Figure 24
Drain On Leakage, ID (OII)		12	125		$v_3 = \pm 10 v$ , $v_0 = \pm 10 v$ , see Figure 24
	±0.55	±2	±12.5	nA max	
ADG1411WBCPZ-REEL Only	±3		±40	nA max	
Channel On Leakage, I <sub>D</sub> , I <sub>S</sub> (On)	±0.15			nA typ	$V_S = V_D = \pm 10$ V; see Figure 25
	±2	±4	±30	nA max	
ADG1411WBCPZ-REEL Only	±3		±40	nA max	
DIGITAL INPUTS					
Input High Voltage, V <sub>INH</sub>			2.0	V min	
Input Low Voltage, VINL			0.8	V max	
Input Current, I <sub>INL</sub> or I <sub>INH</sub>	0.005			μA typ	$V_{IN} = V_{GND} \text{ or } V_{DD}$
•			±0.1	μA max	
Digital Input Capacitance, C <sub>IN</sub>	3.5			pF typ	
DYNAMIC CHARACTERISTICS <sup>1</sup>				1 91	
ton	100			ns typ	$R_L = 300 \Omega$ , $C_L = 35 pF$
	150	170	190	ns max	$V_s = 10 V$ ; see Figure 30
toff	90			ns typ	$R_L = 300 \Omega, C_L = 35 pF$
torr	120	140	160	ns max	$V_{\rm s} = 10$ V; see Figure 30
Break-Before-Make Time Delay, t <sub>D</sub>	25	140	100	ns typ	$R_L = 300 \Omega$ , $C_L = 35 pF$
(ADG1413 Only)	25			nstyp	$M_{L} = 500.22, C_{L} = 55.01$
(,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,			10	ns min	$V_{s1} = V_{s2} = 10 V$ ; see Figure 31
Charge Injection, Q <sub>INJ</sub>	-20			pC typ	$V_{s} = 0$ V, $R_{s} = 0$ $\Omega$ , $C_{L} = 1$ nF; see Figure 32
Off Isolation	-80			dB typ	$R_L = 50 \Omega, C_L = 5 \text{ pF}, f = 100 \text{ kHz}; \text{ see Figure 26}$
Channel-to-Channel Crosstalk	-100			dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ ; see Figure 27
Total Harmonic Distortion + Noise	0.014			ив typ % typ	$R_L = 50 \Omega_2$ , $C_L = 5 pr$ , $T = 1 \text{ Min}_2$ ; see Figure 27 $R_L = 110 \Omega$ , 15 V p-p, f = 20 Hz to 20 kHz;
	0.014			<sup>70</sup> typ	$R_L = 110 \Omega_2$ , 15 V p-p, $T = 20 Hz$ to 20 kHz; see Figure 29
–3 dB Bandwidth	170			MHz typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ ; see Figure 28
Insertion Loss	-0.35			dB typ	$R_L = 50 \Omega_2$ , $C_L = 5 \text{ pF}$ , f = 1 MHz; see Figure 28
C <sub>s</sub> (Off)	23			pF typ	$V_s = 0 V_s f = 1 MHz$
$C_{D}$ (Off)	23				$V_{s} = 0 V, f = 1 MHz$ $V_{s} = 0 V, f = 1 MHz$
				pF typ	
	116			pF typ	$V_{s} = 0 V, f = 1 MHz$
POWER REQUIREMENTS					$V_{DD} = +16.5 \text{ V}, \text{ V}_{SS} = -16.5 \text{ V}$
lod	0.001			μA typ	Digital inputs = $0 V \text{ or } V_{DD}$
			1	μA max	
IDD	220			μA typ	Digital inputs = 5 V
			380	μA max	
lss	0.001			μA typ	Digital inputs = 0 V or V <sub>DD</sub>
			1	μA max	
V <sub>DD</sub> /V <sub>SS</sub>			±4.5/±16.5	V min/V max	GND = 0 V

<sup>1</sup> Guaranteed by design; not subject to production test.

## +12 V SINGLE SUPPLY

 $V_{\text{DD}}$  = 12 V  $\pm$  10%,  $V_{\text{SS}}$  = 0 V, GND = 0 V, unless otherwise noted.

## Table 2.

Parameter	25°C	-40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments
ANALOG SWITCH					
Analog Signal Range			0 V to V <sub>DD</sub>	v	
On Resistance, Ron	2.8			Ωtyp	$V_s = 0 V$ to 10 V, $I_s = -10 mA$ ; see Figure 23
	3.5	4.3	4.8	Ωmax	$V_{DD} = 10.8 \text{ V}, V_{SS} = 0 \text{ V}$
On-Resistance Match Between Channels, ΔR <sub>ON</sub>	0.13			Ωtyp	$V_s = 0 V$ to 10 V, $I_s = -10 mA$
	0.21	0.23	0.25	Ωmax	
On-Resistance Flatness, R <sub>FLAT(ON)</sub>	0.6			Ωtyp	$V_{s} = 0 V$ to 10 V, $I_{s} = -10 mA$
	1.1	1.2	1.3	Ωmax	
LEAKAGE CURRENTS					$V_{DD} = 10.8 \text{ V}, \text{ V}_{SS} = 0 \text{ V}$
Source Off Leakage, Is (Off)	±0.02			nA typ	$V_{\rm S} = 1 \text{ V}/10 \text{ V}, V_{\rm D} = 10 \text{ V}/0 \text{ V}; \text{ see Figure 24}$
Source on Leakage, is (on)	±0.55	±2	±12.5	nA max	
ADG1411WBCPZ-REEL Only	±0.55 ±3	<u>+</u> z	±40	nA max	
Drain Off Leakage, $I_D$ (Off)	±0.02		140	nA typ	$V_s = 1 \text{ V}/10 \text{ V}$ , $V_D = 10 \text{ V}/0 \text{ V}$ ; see Figure 24
Drain On Leakage, 10 (On)			. 10 5		$v_{5} = 1 v_{7} v_{0} v_{0} v_{0} = 10 v_{7} v_{0} v_{0}$ see Figure 24
	±0.55	±2	±12.5	nA max	
ADG1411WBCPZ-REEL Only	±3		±40	nA max	··· ·· ······ <b>-</b> · ···
Channel On Leakage, I <sub>D</sub> , I <sub>S</sub> (On)	±0.15			nA typ	$V_s = V_D = 1 \text{ V}/10 \text{ V}$ ; see Figure 25
	±1.5	±4	±30	nA max	
ADG1411WBCPZ-REEL Only	±3		±40	nA max	
DIGITAL INPUTS					
Input High Voltage, V <sub>INH</sub>			2.0	V min	
Input Low Voltage, VINL			0.8	V max	
Input Current, IINL or IINH	0.001			μA typ	$V_{IN} = V_{GND} \text{ or } V_{DD}$
			±0.1	µA max	
Digital Input Capacitance, C <sub>№</sub>	3.5			pF typ	
DYNAMIC CHARACTERISTICS <sup>1</sup>					
t <sub>on</sub>	170			ns typ	$R_L = 300 \Omega$ , $C_L = 35 pF$
	250	295	330	ns max	$V_s = 8 V$ ; see Figure 30
t <sub>OFF</sub>	75			ns typ	$R_L = 300 \Omega, C_L = 35 pF$
	135	165	190	ns max	$V_s = 8 V$ ; see Figure 30
Break-Before-Make Time Delay, t <sub>D</sub> (ADG1413 Only)	100	105	150	ns typ	$R_L = 300 \Omega, C_L = 35 pF$
			40	ns min	$V_{s1} = V_{s2} = 8 V$ ; see Figure 31
Charge Injection, Q <sub>INJ</sub>	30			pC typ	$V_s = 6 V$ , $R_s = 0 \Omega$ , $C_L = 1 nF$ ; see Figure 32
Off Isolation	-80			dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 100 \text{ kHz}$ ; see Figure 26
Channel-to-Channel Crosstalk	-100			dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ ; see Figure 27
–3 dB Bandwidth	130			MHz typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ ; see Figure 28
Insertion Loss	-0.5			dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ ; see Figure 28
Cs (Off)	38			pF typ	$V_s = 6 V, f = 1 MHz$
C <sub>p</sub> (Off)	38 40			pF typ pF typ	$V_s = 6 V, f = 1 MHz$ $V_s = 6 V, f = 1 MHz$
					$V_{s} = 6 V, f = 1 MHz$
C <sub>D</sub> , C <sub>S</sub> (On)	104			pF typ	
POWER REQUIREMENTS	0.001				$V_{DD} = 13.2 V$
I <sub>DD</sub>	0.001			μA typ	Digital inputs = $0 V \text{ or } V_{DD}$
			1	μA max	
	220			μA typ	Digital inputs = 5 V
			380	μA max	
V <sub>DD</sub>			5/16.5	V min/V max	$GND = 0 V, V_{SS} = 0 V$

<sup>1</sup> Guaranteed by design; not subject to production test.

## ±5 V DUAL SUPPLY

 $V_{\text{DD}}$  = 5 V  $\pm$  10%,  $V_{\text{SS}}$  = –5 V  $\pm$  10%, GND = 0 V, unless otherwise noted.

## Table 3.

Parameter	25°C	-40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments
ANALOG SWITCH					
Analog Signal Range			V <sub>DD</sub> to V <sub>SS</sub>	V	
On Resistance, R <sub>ON</sub>	3.3			Ω typ	$V_s = \pm 4.5 V$ , $I_s = -10 mA$ ; see Figure 23
	4	4.9	5.4	Ωmax	$V_{DD} = +4.5 \text{ V}, V_{SS} = -4.5 \text{ V}$
On-Resistance Match Between Channels, ΔR <sub>ON</sub>	0.13			Ω typ	$V_s = \pm 4.5 V$ , $I_s = -10 mA$
	0.22	0.23	0.25	Ωmax	
On-Resistance Flatness, R <sub>FLAT(ON)</sub>	0.9			Ωtyp	$V_s = \pm 4.5 V; I_s = -10 mA$
	1.1	1.24	1.31	Ωmax	
LEAKAGE CURRENTS		-		-	$V_{DD} = +5.5 V, V_{SS} = -5.5 V$
Source Off Leakage, Is (Off)	±0.03			nA typ	$V_{s} = \pm 4.5 V$ , $V_{D} = \mp 4.5 V$ ; see Figure 24
	±0.55	±2	±12.5	nA max	
ADG1411WBCPZ-REEL Only	±3		±40	nA max	
Drain Off Leakage, I <sub>D</sub> (Off)	±0.03			nA typ	$V_{s} = \pm 4.5 V, V_{D} = \mp 4.5 V$ ; see Figure 24
	±0.55	±2	±12.5	nA max	
ADG1411WBCPZ-REEL Only	±3		±40	nA max	
Channel On Leakage, I <sub>D</sub> , I <sub>S</sub> (On)	±0.05			nA typ	$V_s = V_D = \pm 4.5 V$ ; see Figure 25
Channel on Ecalage, 10, 13 (Oh)	±0.05	±4	±30	nA max	v <sub>3</sub> = v <sub>0</sub> = ± 1.5 v, see right 25
ADG1411WBCPZ-REEL Only1	±1.0 ±3	14	±30 ±40	nA max	
DIGITAL INPUTS	<u></u>		140	ПА Шах	
Input High Voltage, VINH			2.0	V min	
Input Low Voltage, VINH			0.8	V max	
Input Current, IINL or IINH	0.001		0.8	μA typ	$V_{\rm IN} = V_{\rm GND} \text{ or } V_{\rm DD}$
	0.001		±0.1	μA typ μA max	
Digital Input Capacitance, C <sub>IN</sub>	3.5		10.1	pF typ	
	5.5			prtyp	
t <sub>on</sub>	275			ns typ	$R_{L} = 300 \Omega, C_{L} = 35 pF$
CON	400	465	510	ns max	$V_s = 3 V$ ; see Figure 30
t <sub>off</sub>	175	105	510	ns typ	$R_L = 300 \Omega$ , $C_L = 35 pF$
COFF	290	320	380	ns max	$V_s = 3 V$ ; see Figure 30
Break-Before-Make Time Delay,	100	520	500	ns typ	$R_L = 300 \Omega$ , $C_L = 35 pF$
t <sub>D</sub> (ADG1413 Only)	100			ns typ	·
			50	ns min	$V_{S1} = V_{S2} = 3 V$ ; see Figure 31
Charge Injection, Q <sub>INJ</sub>	30			pC typ	$V_s = 0 V$ , $R_s = 0 \Omega$ , $C_L = 1 nF$ ; see Figure 32
Off Isolation	-80			dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 100 kHz$ ; see Figure 26
Channel-to-Channel Crosstalk	-100			dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ ; see Figure 27
Total Harmonic Distortion + Noise	0.03			% typ	R <sub>L</sub> = 110 Ω, 5 V p-p, f = 20 Hz to 20 kHz; see Figure 29
–3 dB Bandwidth	130			MHz typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ ; see Figure 28
Insertion Loss	-0.5			dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ ; see Figure 28
C <sub>s</sub> (Off)	32			pF typ	$V_{s} = 0 V, f = 1 MHz$
C <sub>D</sub> (Off)	33			pF typ	$V_{s} = 0 V, f = 1 MHz$
C <sub>D</sub> , C <sub>s</sub> (On)	116			pF typ	$V_{s} = 0 V, f = 1 MHz$
POWER REQUIREMENTS					$V_{DD} = +5.5 \text{ V}, V_{SS} = -5.5 \text{ V}$
I <sub>DD</sub>	0.001			μA typ	Digital inputs = $0 V \text{ or } V_{DD}$
			1.0	μA max	-
lss	0.001			μA typ	Digital inputs = 0 V or $V_{DD}$
			1.0	μA max	
V <sub>DD</sub> /V <sub>SS</sub>			±4.5/±16.5	V min/V max	GND = 0 V

<sup>1</sup> Guaranteed by design; not subject to production test.

## **ABSOLUTE MAXIMUM RATINGS**

 $T_A = 25^{\circ}$ C, unless otherwise noted.

#### Table 4.

Parameter	Rating				
V <sub>DD</sub> to V <sub>SS</sub>	35 V				
V <sub>DD</sub> to GND	–0.3 V to +25 V				
Vss to GND	+0.3 V to -25 V				
Analog Inputs <sup>1</sup>	V <sub>SS</sub> – 0.3 V to V <sub>DD</sub> + 0.3 V or 30 mA, whichever occurs first				
Digital Inputs <sup>1</sup>	GND – 0.3 V to V <sub>DD</sub> + 0.3 V or 30 mA, whichever occurs first				
Peak Current, Sx or Dx Pins	500 mA (pulsed at 1 ms, 10% duty cycle maximum)				
Continuous Current per Channel at 25°C					
16-Lead TSSOP	190 mA				
16-Lead LFCSP	250 mA				
Continuous Current per Channel at 125°C					
16-Lead TSSOP	90 mA				
16-Lead LFCSP	100 mA				
Operating Temperature Range					
Automotive (Y Version)	–40°C to +125°C				
Storage Temperature Range	–65°C to +150°C				
Junction Temperature	150°C				
θ <sub>JA</sub> Thermal Impedance					
16-Lead TSSOP (4-Layer Board)	112°C/W				
16-Lead LFCSP	30.4°C/W				
Reflow Soldering Peak Temperature, Pb Free	260(+0/-5)°C				

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

Only one absolute maximum rating may be applied at any one time.


## **ESD CAUTION**




**ESD** (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

<sup>1</sup> Overvoltages at the INx, Sx, and Dx pins are clamped by internal diodes. Current should be limited to the maximum ratings given.

## PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS





#### **Table 5. Pin Function Descriptions**

P	Pin No.				
TSSOP	LFCSP	Mnemonic	Description		
1	15	IN1	Logic Control Input.		
2	16	D1	Drain Terminal. This pin can be an input or output.		
3	1	S1	Source Terminal. This pin can be an input or output.		
4	2	Vss	Most Negative Power Supply Potential.		
5	3	GND	Ground (0 V) Reference.		
6	4	S4	Source Terminal. This pin can be an input or output.		
7	5	D4	Drain Terminal. This pin can be an input or output.		
8	6	IN4	Logic Control Input.		
9	7	IN3	Logic Control Input.		
10	8	D3	Drain Terminal. This pin can be an input or output.		
11	9	S3	Source Terminal. This pin can be an input or output.		
12	10	NIC	No Internal Connection.		
13	11	V <sub>DD</sub>	Most Positive Power Supply Potential.		
14	12	S2	Source Terminal. This pin can be an input or output.		
15	13	D2	Drain Terminal. This pin can be an input or output.		
16	14	IN2	Logic Control Input.		
N/A <sup>1</sup>	0	EPAD	Exposed Pad. Tie the exposed pad to the substrate, Vss.		

<sup>1</sup> N/A means not applicable.


#### Table 6. ADG1411/ADG1412 Truth Table


ADG1411 INx	ADG1412 INx	Switch Condition
0	1	On
1	0	Off


## Table 7. ADG1413 Truth Table


ADG1413 INx	S1, S4	S2, S3
0	Off	On
1	On	Off

## **TYPICAL PERFORMANCE CHARACTERISTICS**












Figure 7. On Resistance vs.  $V_D$  or  $V_S$  for Different Temperatures,  $\pm 15 V$  Dual Supply








Figure 8. On Resistance vs.  $V_D$  or  $V_S$  for Different Temperatures,  $\pm 5$  V Dual Supply






## **Data Sheet**













Figure 12. Leakage Currents vs. Temperature, ±5 V Dual Supply

# ADG1411/ADG1412/ADG1413













Figure 15. Charge Injection vs. Source Voltage

**Data Sheet** 







## TERMINOLOGY

#### IDD

The positive supply current.

## Iss

The negative supply current.

## VD, Vs

The analog voltage on Terminal D and Terminal S.

## Ron

The ohmic resistance between Terminal D and Terminal S.

## **R**<sub>FLAT(ON)</sub>

Flatness is defined as the difference between the maximum and minimum value of on resistance measured over the specified analog signal range.

## Is (Off)

The source leakage current with the switch off.

 $I_{\rm D}$  (Off) The drain leakage current with the switch off.

 $I_{\rm D}, I_{\rm S}\left(On\right)$  The channel leakage current with the switch on.

## VINL

The maximum input voltage for Logic 0.

 $V_{INH}$ The minimum input voltage for Logic 1.

I<sub>INL</sub>, I<sub>INH</sub> The input current of the digital input when high or when low.

## Cs (Off)

The off switch source capacitance, which is measured with reference to ground.

## C<sub>D</sub> (Off)

The off switch drain capacitance, which is measured with reference to ground.

## $C_D, C_S(On)$

The on switch capacitance, which is measured with reference to ground.

## CIN

The digital input capacitance.

## ton

The delay between applying the digital control input and the output switching on. See Figure 30.

## toff

The delay between applying the digital control input and the output switching off.

## **Charge Injection**

A measure of the glitch impulse transferred from the digital input to the analog output during switching.

## **Off Isolation**

A measure of unwanted signal coupling through an off switch.

## Crosstalk

A measure of unwanted signal that is coupled through from one channel to another as a result of parasitic capacitance.

## Bandwidth

The frequency at which the output is attenuated by 3 dB.

#### **On Response** The frequency response of the on switch.

**Insertion Loss** 

The loss due to the on resistance of the switch.


## Total Harmonic Distortion + Noise (THD + N)

The ratio of the harmonic amplitude plus noise of the signal to the fundamental.

## AC Power Supply Rejection Ratio (ACPSRR)

A measure of the ability of the device to avoid coupling noise and spurious signals that appear on the supply voltage pin to the output of the switch. The dc voltage on the device is modulated by a sine wave of 0.62 V p-p. The ratio of the amplitude of the signal on the output to the amplitude of the modulation is the ACPSRR.

# **TEST CIRCUITS**










Figure 26. Off Isolation













# $v_{s} = V_{b} = Figure 24. Off Leakage$

















Figure 32. Charge Injection

38-27-2018-

## **OUTLINE DIMENSIONS**




Figure 34. 16-Lead Lead Frame Chip Scale Package [LFCSP] 4 mm × 4 mm Body and 0.75 mm Package Height (CP-16-26) Dimensions shown in millimeters

## **ORDERING GUIDE**

Model <sup>1, 2</sup>	Temperature Range	Package Description	Package Option
ADG1411YRUZ	-40°C to +125°C	16-Lead Thin Shrink Small Outline Package [TSSOP]	RU-16
ADG1411YRUZ-REEL7	-40°C to +125°C	16-Lead Thin Shrink Small Outline Package [TSSOP]	RU-16
ADG1411YCPZ-REEL	-40°C to +125°C	16-Lead Lead Frame Chip Scale Package [LFCSP]	CP-16-26
ADG1411YCPZ-REEL7	-40°C to +125°C	16-Lead Lead Frame Chip Scale Package [LFCSP]	CP-16-26
ADG1411WBCPZ-REEL	-40°C to +125°C	16-Lead Lead Frame Chip Scale Package [LFCSP]	CP-16-26
ADG1412YRUZ	-40°C to +125°C	16-Lead Thin Shrink Small Outline Package [TSSOP]	RU-16
ADG1412YRUZ-REEL7	-40°C to +125°C	16-Lead Thin Shrink Small Outline Package [TSSOP]	RU-16
ADG1412YCPZ-REEL	-40°C to +125°C	16-Lead Lead Frame Chip Scale Package [LFCSP]	CP-16-26
ADG1412YCPZ-REEL7	-40°C to +125°C	16-Lead Lead Frame Chip Scale Package [LFCSP]	CP-16-26
ADG1413YRUZ	-40°C to +125°C	16-Lead Thin Shrink Small Outline Package [TSSOP]	RU-16
ADG1413YRUZ-REEL7	-40°C to +125°C	16-Lead Thin Shrink Small Outline Package [TSSOP]	RU-16
ADG1413YCPZ-REEL	-40°C to +125°C	16-Lead Lead Frame Chip Scale Package [LFCSP]	CP-16-26
ADG1413YCPZ-REEL7	-40°C to +125°C	16-Lead Lead Frame Chip Scale Package [LFCSP]	CP-16-26

<sup>1</sup> Z = RoHS Compliant Part.

 $^{2}$  W = qualified for automotive applications.

## **AUTOMOTIVE PRODUCTS**

The ADG1411W model is available with controlled manufacturing to support the quality and reliability requirements of automotive applications. Note that this automotive model may have specifications that differ from the commercial models; therefore, designers should review the Specifications section of this data sheet carefully. Only the automotive grade product shown is available for use in automotive applications. Contact your local Analog Devices account representative for specific product ordering information and to obtain the specific Automotive Reliability reports for this model.



# **Mouser Electronics**

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Analog Devices Inc.:

ADG1411YCPZ-REEL ADG1411WBCPZ-REEL ADG1411YRUZ ADG1411YCPZ-REEL7 ADG1411YRUZ-REEL7