



Click <u>here</u> to ask an associate for production status of specific part numbers.

# 5th-Order, Lowpass, Switched-Capacitor Filters

### **General Description**

The MAX7418–MAX7425 5th-order, low-pass, switchedcapacitor filters (SCFs) operate from a single +5V (MAX7418–MAX7421) or +3V (MAX7422–MAX7425) supply. These devices draw only 3mA of supply current and allow corner frequencies from 1Hz to 45kHz, making them ideal for low-power post-DAC filtering and antialiasing applications. They feature a shutdown mode that reduces supply current to  $0.2\mu$ A.

Two clocking options are available: self-clocking (through the use of an external capacitor), or external clocking for tighter corner-frequency control. An offset adjust pin allows for adjustment of the DC output level.

The MAX7418/MAX7422 deliver 53dB of stopband rejection and a sharp rolloff with a 1.6 transition ratio. The MAX7421/MAX7425 achieve a sharper rolloff with a 1.25 transition ratio while still providing 37dB of stopband rejection. The MAX7419/MAX7423 Bessel filters provide low overshoot and fast settling, and the MAX7420/MAX7424 Butterworth filters provide a maximally flat passband response. Their fixed response simplifies the design task of selecting a clock frequency.


### **Applications**

- CT2 Base Stations
- ADC Anti-Aliasing
  DAC Postfiltering
- CT2 Base Stations
   Speech Processing
- **Selector Guide**

PART	FILTER RESPONSE	OPERATING VOLTAGE (V)
MAX7418	r = 1.6	+5
MAX7419	Bessel	+5
MAX7420	Butterworth	+5
MAX7421	r = 1.25	+5

Selector Guide continued at end of data sheet.

### **Pin Configuration**



### Features


- 5th-Order, Lowpass Filters
  - Elliptic Response
     (MAX7418/MAX7421/MAX7422/MAX7425)
  - Bessel Response (MAX7419/MAX7423)
  - Butterworth Response (MAX7420/MAX7424)
- Clock-Turnable Corner Frequency (1Hz to 45kHz)
- Single-Supply Operation
  - +5V (MAX7418–MAX7421)
  - +3V (MAX7422–MAX7425)
- Low Power
  - 3mA (Operating Mode)
  - 0.2µA (Shutdown Mode)
- Available in 8-Pin µMAX Package
- Low Output Offset: ±4mV

### **Ordering Information**

PART	TEMP RANGE	PIN-PACKAGE
MAX7418CUA	0°C to +70°C	8 µMAX
MAX7418EUA	-40°C to +85°C	8 µMAX
MAX7419CUA	0°C to +70°C	8 µMAX
MAX7419EUA	-40°C to +85°C	8 µMAX
MAX7420CUA	0°C to +70°C	8 µMAX
MAX7420EUA	-40°C to +85°C	8 µMAX
MAX7421CUA	0°C to +70°C	8 µMAX
MAX7421EUA	-40°C to +85°C	8 µMAX

Ordering Information continued at end of data sheet.

### **Typical Operating Circuit**



© 2022 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. One Analog Way, Wilmington, MA 01887 U.S.A. | Tel: 781.329.4700 | © 2022 Analog Devices, Inc. All rights reserved.

# 5th-Order, Lowpass, Switched-Capacitor Filters

### **Absolute Maximum Ratings**

V <sub>DD</sub> to GND0.3V to +6V	Operating Temperature Ranges
IN, OUT, COM, OS, CLK, SHDN0.3V to (V <sub>DD</sub> + 0.3V)	MAX74C_A0°C to +70°C
OUT Short-Circuit Duration1s	MAX74E_A40°C to +85°C
Continuous Power Dissipation (T <sub>A</sub> = +70°C)	Junction Temperature+150°C
8-Pin µMAX (derate 4.1mW/°C above +70°C)330mW	Storage Temperature Range65°C to +160°C
	Lead Temperature (soldering, 10s)+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### **Electrical Characteristics—MAX7418–MAX7421**

 $(V_{DD}$  = +5V, filter output measured at OUT, 10k $\Omega \parallel$  50pF load to GND at OUT, OS = COM, 0.1 $\mu$ F capacitor from COM to GND, SHDN = V<sub>DD</sub>, f<sub>CLK</sub> = 2.2MHz, T<sub>A</sub> = T<sub>MIN</sub> to T<sub>MAX</sub>, unless otherwise noted. Typical values are at T<sub>A</sub> = +25°C.)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
FILTER CHARACTERISTICS		1					
Corner Frequency	f <sub>C</sub>	V <sub>IN</sub> = 4Vp-p (Note 1)		0.001 to 30			kHz
Clock-to-Corner Ratio	f <sub>CLK</sub> / f <sub>C</sub>				100:1		
Clock-to-Corner Tempco					10		ppm/°C
Output Voltage Range				0.25	V	<sub>D</sub> - 0.25	V
Output Offset Voltage	VOFFSET	$V_{IN} = V_{COM} = V_{DD} / 2$	2		±4	±25	mV
DC Insertion Gain with		$V_{COM} = V_{DD} / 2$	MAX7418/MAX7421	0	0.2	0.4	
Output Offset Removed		(Note 2)	MAX7419/MAX7420	-0.2	0	+0.2	dB
		f <sub>IN</sub> = 2KHz,	MAX7418		-76		
Total Harmonic Distortion	THD+N	$V_{IN} = 4Vp-p,$	MAX7419		-78		dB
plus Noise		measurement	MAX7420		-67		UD
		bandwidth = 80kHz	MAX7421		-78		]
Offset Voltage Gain	A <sub>OS</sub>	OS to OUT	·		1		V/V
	Maraa	Input, COM externally driven		2.0	2.5	3.0	V
COM Voltage Range	V <sub>COM</sub>	Output, COM unconne	ected	2.3	2.5	2.7	
Input Voltage Range at OS	V <sub>OS</sub>	Input, OS externally d	riven		V <sub>COM</sub> ±0.	1	V
Input Resistance at COM	R <sub>COM</sub>			100	140		kΩ
Clock Feedthrough					5		mVp-p
Resistive Output Load Drive	RL			10	1		kΩ
Maximum Capacitive Output Load Drive	CL			50	500		pF
Input Leakage Current at COM		$\overline{\text{SHDN}}$ = GND, V <sub>COM</sub>	= 0 to V <sub>DD</sub>		±0.1	±10	μA
Input Leakage Current at OS		$V_{OS}$ = 0 to $V_{DD}$			±0.1	±10	μA
CLOCK							
Internal Oppillator Fraguenov	£	C <sub>OSC</sub> = 1000pF	MAX7418/MAX7421	68	87	106	
Internal Oscillator Frequency	fosc	(Note 3)	MAX7419/MAX7420	86	110	135	kHz
Clock Output Current	1	$V_{a} = 0 \text{ or } 5 V_{a}$	MAX7418/MAX7421		±40	±60	
(Internal Oscillator Mode)	ICLK	V <sub>CLK</sub> = 0 or 5V	MAX7419/MAX7420		±50	±75	μA
Clock Input High	VIH			4.5			V
Clock Input Low	VIL					0.5	V

# 5th-Order, Lowpass, Switched-Capacitor Filters

### **Electrical Characteristics—MAX7418–MAX7421 (continued)**

 $(V_{DD} = +5V)$ , filter output measured at OUT,  $10k\Omega \parallel 50pF$  load to GND at OUT, OS = COM,  $0.1\mu$ F capacitor from COM to GND,  $\overline{SHDN} = V_{DD}$ ,  $f_{CLK} = 2.2MHz$ ,  $T_A = T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted. Typical values are at  $T_A = +25^{\circ}$ C.)

PARAMETER	SYMBOL	CONE	MIN	TYP	MAX	UNITS	
POWER REQUIREMENTS							
Supply Voltage	V <sub>DD</sub>			4.5		5.5	V
Supply Current		Operating mode, no	MAX7418/MAX7421		2.9	3.6	
	IDD	load	MAX7418/MAX7421		3.4	4.1	mA
Shutdown Current	ISHDN	SHDN = GND			0.2	1	μA
Power-Supply Rejection Ratio	PSRR	IN = COM (Note 4)			70		dB
SHUTDOWN							
SHDN Input High	V <sub>SDH</sub>			4.5			V
SHDN Input Low	V <sub>SDL</sub>					0.5	V
SHDN Input Leakage Current		$V_{\overline{SHDN}} = 0$ to $V_{DD}$			±0.2	±10	μA

### Electrical Characteristics—MAX7422–MAX7425

 $(V_{DD} = +3V)$ , filter output measured at OUT pin,  $10k\Omega \parallel 50pF$  load to GND at OUT, OS = COM,  $0.1\mu$ F capacitor from COM to GND, SHDN =  $V_{DD}$ ,  $f_{CLK} = 2.2$ MHz,  $T_A = T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted. Typical values are at  $T_A = +25^{\circ}$ C.)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
FILTER CHARACTERISTICS							
	6	V <sub>IN</sub> = 2.5Vp-p	MAX7422/MAX7425	400.4 +- 45		F	
Corner-Frequency Range	f <sub>C</sub>	(Note 1)	MAX7423/MAX7424	- 100:1 to 45			kHz
Clock-to-Corner Ratio	f <sub>CLK</sub> / f <sub>C</sub>				100:1		
Clock-to-Corner Tempco					10		ppm/°C
Output Voltage Range				0.25	V	<sub>DD</sub> - 0.25	V
Output Offset Voltage	VOFFSET	$V_{IN} = V_{COM} = V_{DD} / 2$			±4	±25	mV
DC Insertion Gain with		$V_{COM} = V_{DD} / 2$	MAX7422/MAX7425	0	0.2	0.4	dB
Output Offset Removed		(Note 2)	MAX7423/MAX7424	-0.2	0	+0.2	UD
	THD+N	f <sub>IN</sub> = 2KHz, V <sub>IN</sub> = 2.5Vp-p, measurement	MAX7422		-80		
Total Harmonic Distortion			MAX7423		-81		dB
plus Noise			MAX7424		-70		
		bandwidth = 80kHz	MAX7425		-80		
Offset Voltage Gain	A <sub>OS</sub>	OS to OUT			1		V/V
COM Voltage Range	Veen	Input, COM externally	driven	1.4	1.5	1.6	v
COW VOItage Range	V <sub>COM</sub>	Output, COM internall	y driven	1.4	1.5	1.6	v
Input Voltage Range at OS	V <sub>OS</sub>	Measured with respec	t to COM	, v	V <sub>COM</sub> ±0.	1	V
Input Resistance at COM	R <sub>COM</sub>			100	140		kΩ
Clock Feedthrough					5		mVp-p
Resistive Output Load Drive	RL			10	1		kΩ
Maximum Capacitive Load at OUT	CL			50	500		pF
Input Leakage Current at COM		$\overline{\text{SHDN}}$ = GND, V <sub>COM</sub>	= 0 to V <sub>DD</sub>		±0.1	±10	μA
Input Leakage Current at OS		$V_{OS}$ = 0 to $V_{DD}$			±0.1	±10	μΑ

# 5th-Order, Lowpass, Switched-Capacitor Filters

### Electrical Characteristics—MAX7422–MAX7425 (continued)

 $(V_{DD}$  = +3V, filter output measured at OUT pin, 10k $\Omega$  || 50pF load to GND at OUT, OS = COM, 0.1µF capacitor from COM to GND, SHDN = V<sub>DD</sub>, f<sub>CLK</sub> = 2.2MHz, T<sub>A</sub> = T<sub>MIN</sub> to T<sub>MAX</sub>, unless otherwise noted. Typical values are at T<sub>A</sub> = +25°C.)

PARAMETER	SYMBOL	CONE	MIN	TYP	MAX	UNITS	
CLOCK		·					
	£	C <sub>OSC</sub> = 1000pF	MAX7422/MAX7425	68	87	106	kHz
Internal Oscillator Frequency	fosc	(Note 3)	MAX7423/MAX7424	86	110	135	КПИ
Clock Output Current			MAX7422/MAX7425	68	87	106	
(Internal Oscillator Mode)	ICLK	V <sub>CLK</sub> = 0 or 5V	MAX7423/MAX7424	86	110	135	kHz
Clock Input High	VIH		÷	2.5			
Clock Input Low	VIL					0.5	
POWER REQUIREMENTS							
Supply Voltage	V <sub>DD</sub>			2.7		3.6	V
Sumply Current		Operating mode, no	MAX7422/MAX7425		2.6	3.4	
Supply Current	IDD	load	MAX7423/MAX7424		3.0	3.8	mA
Shutdown Current	ISHDN	SHDN = GND			0.2	1	μA
Power-Supply Rejection Ratio	PSRR	Measured at DC			70		dB
SHUTDOWN							
SHDN Input High	V <sub>SDH</sub>			4.5			V
SHDN Input Low	V <sub>SDL</sub>					0.5	V
SHDN Input Leakage Current		$V_{\overline{SHDN}} = 0$ to $V_{DD}$			±0.2	±10	μA

# 5th-Order, Lowpass, Switched-Capacitor Filters

### **Filter Characteristics**

(V<sub>DD</sub> = +5V for MAX7418-MAX7420, V<sub>DD</sub> = +3V for MAX7422-MAX7425 filter output measured at OUT, 10kΩ || 50pF load to GND at OUT,  $\overline{SHDN} = V_{DD}$ ,  $f_{CLK} = 2.2MHz$ ,  $T_A = T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted.)

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS						
ELLIPTIC, R = 1.2—MAX7421/MAX7425											
	$f_{IN} = 0.38 f_C$	-0.4	-0.2	0.4							
	$f_{IN} = 0.68 f_{C}$	-0.4	-0.2	0.4							
	$f_{IN} = 0.87 f_C$	-0.4	-0.2	0.4	]						
Insertion Gain with DC Gain	$f_{IN} = 0.97 f_C$	-0.4	-0.2	0.4	dB						
Error Removed (Note 4)	$f_{IN} = f_C$	-0.7	-0.2	0.2							
	f <sub>IN</sub> = 1.25f <sub>C</sub>		-36	-33							
	f <sub>IN</sub> = 1.43f <sub>C</sub>		-37.2	-35	]						
	f <sub>IN</sub> = 3.25f <sub>C</sub>		-37.2	-35							
BESSEL FILTERS-MAX7419	/MAX7423	÷									
	$f_{IN} = 0.5 f_C$	-1	-0.74								
Insertion Gain Relative to	$f_{IN} = f_C$	-3.6	-3.0	-2.4	dB						
DC Gain	$f_{IN} = 4f_C$		-41.0	-35							
	$f_{IN} = 7f_C$		-67	-60							
BUTTERWORTH FILTERS-M	AX7420/MAX7424										
	$f_{IN} = 0.5 f_C$	-3.0	0								
Insertion Gain Relative to	$f_{IN} = f_C$	-3.6	-3.0	-2.4	- dB						
DC Gain	$f_{IN} = 3f_C$		-47.5	-43							
	$f_{IN} = 5f_C$		-70	-65							

Note 1: The maximum  $f_C$  is defined as the clock frequency  $f_{CLK}$  = 100 x  $f_C$  at which the peak S / (THD+N) drops to 68dB with a sinusoidal input at 0.2 $f_C$ . Maximum  $f_C$  increases as  $V_{IN}$  signal amplitude decreases.

Note 2: DC insertion gain is defined as  $\Delta V_{OUT} / \Delta V_{IN}$ .


Note 3: MAX7418/MAX7421/MAX7422/MAX7425:  $f_{OSC}$  (kHz)  $\cong$  87x10<sup>3</sup> / C<sub>OSC</sub> (pF).

MAX7419/MAX7420/MAX7423/MAX7424:  $f_{OSC}$  (kHz)  $\cong$  110x10<sup>3</sup> /  $C_{OSC}$  (pF). Note 4: PSRR is the change in output voltage from a V<sub>DD</sub> of 4.5V and a V<sub>DD</sub> of 5.5V.

# 5th-Order, Lowpass, Switched-Capacitor Filters

### **Typical Operating Characteristics**


(V<sub>DD</sub> = +5V for MAX7418–MAX7421, V<sub>DD</sub> = +3V for MAX7422–MAX7425;  $f_{CLK}$  = 2.2MHz; SHDN = V<sub>DD</sub>; V<sub>COM</sub> = V<sub>OS</sub> = V<sub>DD</sub> / 2; T<sub>A</sub> = +25°C; unless otherwise noted.)



# 5th-Order, Lowpass, Switched-Capacitor Filters

### **Typical Operating Characteristics (continued)**


(V<sub>DD</sub> = +5V for MAX7418–MAX7421, V<sub>DD</sub> = +3V for MAX7422–MAX7425;  $f_{CLK}$  = 2.2MHz; SHDN = V<sub>DD</sub>; V<sub>COM</sub> = V<sub>OS</sub> = V<sub>DD</sub> / 2; T<sub>A</sub> = +25°C; unless otherwise noted.)



# 5th-Order, Lowpass, Switched-Capacitor Filters

### **Typical Operating Characteristics (continued)**


(V<sub>DD</sub> = +5V for MAX7418–MAX7421, V<sub>DD</sub> = +3V for MAX7422–MAX7425;  $f_{CLK}$  = 2.2MHz; SHDN = V<sub>DD</sub>; V<sub>COM</sub> = V<sub>OS</sub> = V<sub>DD</sub> / 2; T<sub>A</sub> = +25°C; unless otherwise noted.)



# 5th-Order, Lowpass, Switched-Capacitor Filters

### **Typical Operating Characteristics (continued)**

(V<sub>DD</sub> = +5V for MAX7418–MAX7421, V<sub>DD</sub> = +3V for MAX7422–MAX7425;  $f_{CLK}$  = 2.2MHz; SHDN = V<sub>DD</sub>; V<sub>COM</sub> = V<sub>OS</sub> = V<sub>DD</sub> / 2; T<sub>A</sub> = +25°C; unless otherwise noted.)



### **Pin Description**

PIN	NAME	FUNCTION
1	COM	Common Input Pin. Biased internally at midsupply. Bypass COM externally to GND with a 0.1µF capacitor. To override internal biasing, drive COM with an external supply.
2	IN	Filter Input
3	GND	Ground
4	V <sub>DD</sub>	Positive Supply Input: +5V for MAX7418–MAX7421, +3V for MAX7422–MAX7425. Bypass V <sub>DD</sub> to GND with a 0.1µF capacitor.
5	OUT	Filter Output
6	OS	Offset Adjust Input. To adjust output offset, connect OS to an external supply through a resistive voltage- divider (Figure 4). Connect OS to COM if no offset adjustment is needed. The <i>Offset and Common-Mode</i> <i>Input Adjustment</i> section.
7	SHDN	Shutdown Input. Drive low to enable shutdown mode; drive high or connect to V <sub>DD</sub> for normal operation.
8	CLK	Clock Input. Connect an external capacitor ( $C_{OSC}$ ) from CLK to ground. To override the internal oscillator, connect CLK to an external clock: $f_C = f_{CLK} / 100$ .

### **Detailed Description**

The MAX7418/MAX7421/MAX7422/MAX7425 elliptic lowpass filters provide sharp rolloff with good stopband rejection. The MAX7419/MAX7423 Bessel filters provide low overshoot and fast settling responses, and the MAX7420/MAX7424 Butterworth filters provide a maximally flat passband response. All parts operate with a 100:1 clock-to-corner frequency ratio.

Most switch capacitor filters (SCFs) are designed with biquadratic sections. Each section implements two pole-

zero pairs, and the sections can be cascaded to produce higher order filters. The advantage to this approach is ease of design. However, this type of design is highly sensitive to component variations if any section's Q is high. The MAX7418–MAX7425 use an alternative approach, which is to emulate a passive network using switchedcapacitor integrators with summing and scaling. The passive network may be synthesized using CAD programs, or may be found in many filter books. Figure 1 shows a basic 5th-order ladder filter structure.

# 5th-Order, Lowpass, Switched-Capacitor Filters




Figure 1. 5th-Order Ladder Filter Network

An SCF that emulates a passive ladder filter retains many of the same advantages. The component sensitivity of a passive ladder filter is low when compared to a cascaded biquadratic design because each component affects the entire filter shape rather than a single pole-zero pair. In other words, a mismatched component in a biquadratic design has a concentrated error on its respective poles, while the same mismatch in a ladder filter design spreads its error over all poles.

#### **Elliptic Characteristics**

Lowpass elliptic filters such as the MAX7418/MAX7421/ MAX7422/MAX7425 provide the steepest possible rolloff with frequency of the four most common filter types (Butterworth, Bessel, Chebyshev, and elliptic). The high-Q value of the poles near the passband edge combined with the stopband zeros allow for the sharp attenuation characteristic of elliptic filters, making these devices ideal for anti-aliasing and post-DAC filtering in single-supply systems (see *Anti-Aliasing and Post-DAC Filtering*).

In the frequency domain, the first transmission zero causes the filter's amplitude to drop to a minimum level (Figure 2). Beyond this zero, the response rises as the frequency increases until the next transmission zero. The stopband begins at the stopband frequency,  $f_S$ . At frequencies above  $f_S$ , the filter's gain does not exceed the gain at  $f_S$ . The corner frequency,  $f_C$ , is defined as the point at which the filter output attenuation falls just below the passband ripple. The transition ratio (r) is defined as the ratio of the stopband frequency to the corner frequency:

#### $r = f_S / f_C$

The MAX7418/MAX7422 have a transition ratio of 1.6 and typically 53dB of stopband rejection. The MAX7421/ MAX7425 have a transition ratio of 1.25 (providing a steeper rolloff) and typically 37dB of stopband rejection.

### **Bessel Characteristics**

Lowpass Bessel filters such as the MAX7419/MAX7423 delay all frequency components equally, preserving the line up shape of step inputs (subject to the attenuation of the higher frequencies). Bessel filters settle quickly— an important characteristic in applications that use a multiplexer (mux) to select an input signal for an analog-to-digital converter (ADC). An anti-aliasing filter placed between the mux and the ADC must settle quickly after a new channel is selected.

#### **Butterworth Characteristics**

Lowpass Butterworth filters such as the MAX7420/ MAX7424 provide a maximally flat passband response, making them ideal for instrumentation applications that require minimum deviation from the DC gain throughout the passband.

The difference between Bessel and Butterworth filters can be observed when a 1kHz square wave is applied to the filter input (Figure 3, trace A). With the filter cutoff frequencies set at 5kHz, trace B shows the Bessel filter response and trace C shows the Butterworth filter response.

#### **Clock Signal**

#### **External Clock**

These SCFs are designed for use with external clocks that have a 40% to 60% duty cycle. When using an external clock, drive the CLK pin with a CMOS gate powered from 0 to  $V_{DD}$ . Varying the rate of the external clock adjusts the corner frequency of the filter.

$$f_{C} = \frac{f_{CLK}}{100}$$




Figure 2. Elliptic Filter Response

### 5th-Order, Lowpass, Switched-Capacitor Filters




Figure 3. Bessel vs. Butterworth Filter Response

#### **Internal Clock**

When using the internal oscillator, the capacitance ( $C_{OSC}$ ) on CLK determines the oscillator frequency:

$$f_{OSC}$$
 (kHz) =  $\frac{k}{C_{OSC}}$  (pF)

where

and

k=110X10<sup>3</sup> for the MAX7419/MAX7420/MAX7423/ MAX7424.

Since  $C_{OSC}$  is in the low picofarads, minimize the stray capacitance at CLK so that it does not affect the internal oscillator frequency. Varying the rate of the internal oscillator adjusts the filter's corner frequency by a 100:1 clock-to-corner frequency ratio. For example, an internal oscillator frequency of 2.2MHz produces a nominal corner frequency of 22kHz.

#### Input Impedance vs. Clock Frequencies

The MAX7418–MAX7425s' input impedance is effectively that of a switched-capacitor resistor (see the following equation), and is inversely proportional to frequency. The input impedance values determined by the equation represent the average input impedance, since the input current is not continuous. As a rule, use a driver with an output resistance less than 10% of the filter's input impedance.




Figure 4. Offset Adjustment Circuit

Estimate the input impedance of the filter by using the following formula:

$$Z_{IN} = \frac{1}{(f_{CLK} \times C_{IN})}$$

where  $f_{CLK}$  = clock frequency and  $C_{IN}$  = 1pF.

#### Low-Power Shutdown Mode

The MAX7418–MAX7425 have a shutdown mode that is activated by driving  $\overline{SHDN}$  low. In shutdown mode, the filter supply current reduces to 0.2µA, and the output of the filter becomes high impedance. For normal operation, drive  $\overline{SHDN}$  high or connect to V<sub>DD</sub>.

#### **Applications Information**

#### Offset (OS) and Common-Mode (COM) Input Adjustment

COM sets the common-mode input voltage and is biased at midsupply with an internal resistor-divider. If the application does not require offset adjustment, connect OS to COM. For applications in which offset adjustment is required, apply an external bias voltage through a resistor-divider network to OS, as shown in Figure 4. For applications that require DC level shifting, adjust OS with respect to COM. (**Note:** Do not leave OS unconnected.) The output voltage is represented by these equations:

$$V_{OUT} = (V_{IN} - V_{COM}) + V_{OS}$$
$$V_{COM} = \frac{V_{DD}}{2} (typical)$$

where  $(V_{IN} - V_{COM})$  is lowpass filtered by the SCF and OS is added at the output stage. See the *Electrical* 

# 5th-Order, Lowpass, Switched-Capacitor Filters

*Characteristics* table for the input voltage range of COM and OS. Changing the voltage on COM or OS significantly from midsupply reduces the dynamic range.

#### **Power Supplies**

The MAX7418–MAX7421 operate from a single +5V supply and the MAX7422–MAX7425 operate from a single +3V supply. Bypass V<sub>DD</sub> to GND with a 0.1 $\mu$ F capacitor. If dual supplies are required, connect COM to the system ground and GND to the negative supply. Figure 5 shows an example of dual-supply operation. Single-supply and dual-supply performance are equivalent. For either single-supply or dual-supply operation, drive CLK and SHDN from GND (V- in dual supply operation) to V<sub>DD</sub>. Use the MAX7418–MAX7421 for ±2.5, and use the MAX7422–MAX7425 for ±1.5V. For ±5V dual-supply applications, refer to the MAX291/MAX292/MAX295/MAX296 and MAX293/MAX294/MAX297 data sheets.

#### Input Signal Amplitude Range

The optimal input signal range is determined by observing the voltage level at which the signal-to-noise plus distortion (SINAD) ratio is maximized for a given corner frequency. The *Typical Operating Characteristics* show the THD + Noise response as the input signal's peak-topeak amplitude is varied.

#### Anti-Aliasing and Post-DAC Filtering

When using the MAX7418–MAX7425 for anti-aliasing or post-DAC filtering, synchronize the DAC (or ADC) and the filter clocks. If the clocks are not synchronized, beat frequencies may alias into the desired passband.




Figure 5. Dual-Supply Operation

#### **Harmonic Distortion**

Harmonic distortion arises from nonlinearities within the filter. These nonlinearities generate harmonics when a pure sine wave is applied to the filter input. Tables 1, 2, and 3 list typical harmonic distortion values with a 10k $\Omega$  load at T<sub>A</sub> = +25°C.

#### Table 1. MAX7418/MAX7421/MAX7422/MAX7425 Typical Harmonic Distortion

	fclk	f <sub>CLK</sub> f <sub>IN</sub>		TYPICAL HARMONIC DISTORTION (dB)				
FILTER	(MHz)	(kHz)	V <sub>IN</sub> (Vp-p)	2nd	3rd	4th	5th	
MAX7440	2.2	2	4	<-80	<-80	<-80	<-80	
MAX7418	1.5	2	4	<-80	<-80	<-80	<-80	
MANZAOA	2.2	2	4	<-80	<-80	<-80	<-80	
MAX7421	1.5	2		<-80	<-80	<-80	<-80	
MAX7422	4.0	4	2	<-80	<-80	<-80	<-80	
MAX7422	2.2	2	2	<-80	<-80	<-80	<-80	
MANZAOE	4.0	4	2	<-80	<-80	<-80	<-80	
MAX7425	2.2	2		<-80	<-80	<-80	<-80	

# 5th-Order, Lowpass, Switched-Capacitor Filters

### Table 2. MAX7420/MAX7424 Typical Harmonic Distortion

FILTER	f <sub>CLK</sub> (MHz)	f <sub>IN</sub>	V <sub>IN</sub>	TYPI	CAL HARMONI	C DISTORTION	(dB)
		(kHz)	(Vp-p)	2nd	3rd	4th	5th
MAX7420	2.2	2	4	-77	-67	<-80	-76
IVIAX7420	1.5	2	4	<-80	-70	<-80	<-80
	3.5	3	2	<-80	-70	<-80	<-80
MAX7424	2.2	2	2	<-80	-77	<-80	<-80

### Table 3. MAX7419/MAX7423 Typical Harmonic Distortion

FILTER	fclk	f <sub>CLK</sub> f <sub>IN</sub>		TYPICAL HARMONIC DISTORTION (dB)				
	(MHz)	(kHz)	(Vp-p)	2nd	3rd	4th	5th	
	2.2	2	4 -	<-80	-77	<-80	<-80	
MAX7419	1.5	2		<-80	-80	<-80	<-80	
	3.5	3	2	<-80	-75	<-80	<-80	
MAX7423	2.2	2	2	<-80	<-80	<-80	<-80	

### **Ordering Information (continued)**

PART	TEMP RANGE	PIN-PACKAGE
MAX7422CUA	0°C to +70°C	8 µMAX
MAX7422EUA	-40°C to +85°C	8 µMAX
MAX7423CUA	0°C to +70°C	8 µMAX
MAX7423EUA	-40°C to +85°C	8 µMAX
MAX7424CUA	0°C to +70°C	8 µMAX
MAX7424EUA	-40°C to +85°C	8 µMAX
MAX7425CUA	0°C to +70°C	8 µMAX
MAX7425EUA	-40°C to +85°C	8 µMAX

### **Selector Guide (continued)**

PART	FILTER RESPONSE	OPERATING VOLTAGE (V)
MAX7422	r = 1.6	+3
MAX7423	Bessel	+3
MAX7424	Butterworth	+3
MAX7425	r = 1.25	+3


### **Chip Information**

TRANSISTOR COUNT: 1457 PROCESS: BICMOS

# 5th-Order, Lowpass, Switched-Capacitor Filters

### **Package Information**

For the latest package outline information and land patterns (footprints), go to <u>www.maximintegrated.com/packages</u>. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.



# 5th-Order, Lowpass, Switched-Capacitor Filters

# **Revision History**

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	11/00	Initial release	_
1	4/22	Updated Filter Characteristics table	5
2	8/22	Updated Internal Clock section	11



www.analog.com

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implicationor otherwise under any patent or patent rights of Analog Devices. Trademarks andregistered trademarks are the property of their respective owners.

# **Mouser Electronics**

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Analog Devices Inc.: <u>MAX7425CUA+</u> <u>MAX7425EUA+T</u> <u>MAX7425EUA+</u>