## Low Ron, Dual-SPDT/Single-DPDT Analog Switches with Slow Turn-On Time

## General Description

The MAX4991-MAX4994 Iow on-resistance analog switches operate from a single +1.8 V to +5.5 V supply. The MAX4991/MAX4993 feature a slow turn-on time to reduce clicks and pops due to coupling capacitors and audio amplifiers with a DC output bias. This feature provides click-and-pop reduction without adding additional parts for existing architectures.
The MAX4991/MAX4992 are dual single-pole/doublethrow (SPDT) switches, while the MAX4993/MAX4994 are double-pole/double-throw (DPDT) switches. The MAX4993/MAX4994 feature an active-low enable input (EN) that sets all the channels to high impedance and reduces supply current when driven high. These devices have $0.3 \Omega$ on-resistance and $0.004 \%$ THD+N to route high fidelity audio signals.
The MAX4991-MAX4994 are available in space-saving 10-pin UTQFN (1.4mm $\times 1.8 \mathrm{~mm}$ ) package, and are specified for operation over the $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ extended temperature range.

## Applications

Speaker Headset Source Switching
Cellular Phones
Portable MP3 Players
Audio Signal Routing

Typical Application Circuit appears at end of data sheet.

```
- Slow Turn-On for Click-and-Pop Reduction Without Additional Parts
- Low \(0.3 \Omega\) On-Resistance
- Low Ron Flatness (1m \(\Omega\) )
- Low THD+N: 0.004\%
- +1.8V to +5.5V Single-Supply Operation
- \(1.2 \mu \mathrm{~A}\) (typ) Supply Current
- Space-Saving Packages
10-Pin UTQFN ( \(1.4 \mathrm{~mm} \times 1.8 \mathrm{~mm} \times 0.55 \mathrm{~mm}\) )
```

Pin Configurations

## TOP VIEW



Ordering Information/Selector Guide

| PART | PIN-PACKAGE | CONFIGURATION | SLOW-SWITCHING <br> TIME | ENABLE LINE | TOP <br> MARK |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MAX4991EVB+* | 10 UTQFN | Dual SPDT | Yes | No | AAD |
| MAX4992EVB + | 10 UTQFN | Dual SPDT | No | No | AAE |
| MAX4993EVB + | 10 UTQFN | DPDT | Yes | Yes | AAF |
| MAX4994EVB+ ${ }^{*}$ | 10 UTQFN | DPDT | No | Yes | AAG |

Note: All devices operate over $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ extended temperature range.
+Denotes a lead(Pb)-free/RoHS-compliant package.
*Future product-contact factory for availability.

## Low Ron, Dual-SPDT/Single-DPDT Analog <br> Switches with Slow Turn-On Time

## ABSOLUTE MAXIMUM RATINGS

(Voltages referenced to GND.)
Vcc, CB_, EN
-0.3 V to +6.0 V
COM_, $\mathrm{NC}_{-}, \mathrm{NO}_{-}$ $\qquad$ -0.3 V to $\left(\mathrm{V}_{\mathrm{CC}}+0.3 \mathrm{~V}\right)$
Continuous Current COM_, NC_, NO_ $\qquad$ ................ $\pm 350 \mathrm{~mA}$
Peak Current COM_, NC_, $\mathrm{NO}_{-}$(pulsed at 1 ms ,
50\% duty cycle).
Peak Current COM_, NC_, NO_ (pulsed at 1ms,
10\% duty cycle).
NO_ $\pm 700 \mathrm{~mA}$

Continuous Power Dissipation $\left(\mathrm{T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}\right)$
10-Pin UTQFN (derate $6.9 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $+70^{\circ} \mathrm{C}$ )......... 559 mW

Note 1: Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a 4-layer board. For detailed information on package thermal considerations, refer to www.maxim-ic.com/thermal-tutorial.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## ELECTRICAL CHARACTERISTICS

$\left(\mathrm{V}_{\mathrm{CC}}=+2.7 \mathrm{~V}\right.$ to $+5.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{V}_{\mathrm{CC}}=+3.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.) (Note 2)

| PARAMETER | SYMBOL | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Power-Supply Range | VCC |  |  | 1.8 |  | 5.5 | V |
| Undervoltage Lockout | VUVLO |  |  |  | 1.4 |  | V |
| Supply Current (MAX4991/MAX4992) | ICC | $V_{C B 1}=V_{C B 2}=0 \mathrm{~V}$ or $\mathrm{V}_{C C}$ | $V_{C C}=+3 \mathrm{~V}$ |  | 1.2 | 2.5 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{\mathrm{CC}}=+5.5 \mathrm{~V}$ |  | 3.1 | 6 |  |
|  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{CB} 1}=\mathrm{V}_{\mathrm{CB} 2}=+0.5 \mathrm{~V} \text { or } \\ & +1.4 \mathrm{~V} \end{aligned}$ | $\mathrm{V}_{\text {CC }}=+2.7 \mathrm{~V}$ |  |  | 3 |  |
|  |  |  | $\mathrm{V}_{\mathrm{CC}}=+5.5 \mathrm{~V}$ |  |  | 14 |  |
| Supply Current (MAX4993/MAX4994) | ICC | $\mathrm{V}_{\mathrm{EN}}=\mathrm{V}_{\mathrm{CC}}, \mathrm{V}_{\mathrm{CB}}=0 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}=+5.5 \mathrm{~V}$ |  | 0.1 | 1 | $\mu \mathrm{A}$ |
|  |  | $V_{\overline{E N}}=0 V, V_{C B}=0 \mathrm{~V}$ or $\mathrm{V}_{C C}$ | $V_{C C}=+3 \mathrm{~V}$ |  | 1.2 | 2.5 |  |
|  |  |  | $\mathrm{V}_{\mathrm{CC}}=+5.5 \mathrm{~V}$ |  | 3.1 | 6 |  |
|  |  | $\mathrm{V}_{\mathrm{EN}}=\mathrm{V}_{\mathrm{CB}}=+0.5 \mathrm{~V}$ or +1.4 V | $\mathrm{V}_{\mathrm{CC}}=+2.7 \mathrm{~V}$ |  |  | 3 |  |
|  |  |  | $\mathrm{V}_{\mathrm{CC}}=+5.5 \mathrm{~V}$ |  |  | 8.5 |  |
| Power-Supply Rejection Ratio | PSRR | $R_{L}=R_{S}=50 \Omega, f=20 \mathrm{kHz}$ |  | 80 |  |  | dB |
| Analog Signal Range | $\mathrm{V}_{\mathrm{NC}}, \mathrm{V}_{\mathrm{NO}}$, $V_{C O M}$ |  |  | 0 |  | VCC | V |
| On-Resistance | Ron | $\mathrm{V}_{\mathrm{CC}}=+2.7 \mathrm{~V}, \mathrm{~V}_{\mathrm{NC}_{-}} \text {or } \mathrm{V}_{\mathrm{NO}_{-}}=0$ <br> to $\mathrm{V}_{\mathrm{CC}}$, $\mathrm{ICOM}_{-}=100 \mathrm{~mA}$ | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | 0.3 | 0.5 | $\Omega$ |
|  |  |  | $\mathrm{T}_{\text {A }}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ |  |  | 0.6 |  |
| On-Resistance Match Between Channels | $\triangle \mathrm{RON}$ | $\mathrm{V}_{\mathrm{CC}}=+2.7 \mathrm{~V}$, between NC_, NO_ only, $\mathrm{ICOM}_{-}=100 \mathrm{~mA}, \mathrm{~V}_{\mathrm{NC}}{ }_{-}$or $\mathrm{V}_{\mathrm{NO}}^{-}=\mathrm{V}_{\mathrm{CC}} / 2$ |  |  | 3 |  | $\mathrm{m} \Omega$ |
| On-Resistance Flatness | Rflat | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=+2.7 \mathrm{~V}, \mathrm{~V}_{\mathrm{NC}_{-}} \text {or } \mathrm{V}_{\mathrm{NO}_{-}}=0 \text { to } \mathrm{V}_{\mathrm{CC}}, \\ & \mathrm{I}^{\mathrm{com}}{ }_{-}=100 \mathrm{~mA}(\text { Note } 3) \end{aligned}$ |  |  | 1 |  | $\mathrm{m} \Omega$ |
| COM_ Output Noise | NCOM_ | $\mathrm{V}_{\mathrm{NC}_{-}}=\mathrm{V}_{\mathrm{NO}_{-}}=0 \mathrm{~V}, \mathrm{RL}_{\mathrm{L}}=50 \Omega$ | $\mathrm{f}=20 \mathrm{~Hz}$ to 20 kHz |  | 1 |  | $\mu \mathrm{V}_{\text {RMS }}$ |
|  |  |  | $\mathrm{f}=0 \mathrm{~Hz}$ to 1 MHz |  | 50 |  |  |

## Low Ron, Dual-SPDT/Single-DPDT Analog Switches with Slow Turn-On Time

## ELECTRICAL CHARACTERISTICS (continued)

$\left(\mathrm{V}_{\mathrm{CC}}=+2.7 \mathrm{~V}\right.$ to $+5.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{V}_{\mathrm{CC}}=+3.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.) (Note 2)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| NC_, NO_, Off-Leakage Current | LL(OFF) | $\mathrm{V}_{\mathrm{CC}}=+2.7 \mathrm{~V}$, switch open, $\mathrm{V}_{\mathrm{NC}}$ or $\mathrm{V}_{\mathrm{NO}}=0 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{CC}}, \mathrm{V}_{\mathrm{COM}}=\mathrm{V}_{\mathrm{CC}}$ or OV | -100 |  | +100 | nA |
| COM_ Off-Leakage Current (MAX4993/MAX4994) | ICOM_L(OFF) | $\begin{aligned} & V_{C C}=+2.7 \mathrm{~V}, \mathrm{~V}_{\mathrm{EN}}=\mathrm{V}_{\mathrm{CC}}, \mathrm{~V}_{\text {NC }} \text { or } \mathrm{V}_{\mathrm{NO}_{-}}=0 \mathrm{~V} \\ & \text { or } \mathrm{V}_{\mathrm{CC}}, \mathrm{~V}_{\mathrm{COM}}=\mathrm{V}_{\mathrm{CC}} \text { or } 0 \mathrm{~V} \end{aligned}$ | -100 |  | +100 | nA |
| COM_ On-Leakage Current | ICOM_L(ON) | $\mathrm{V}_{\mathrm{CC}}=+2.7 \mathrm{~V}$, switch closed, $\mathrm{V}_{\text {NC_ }}$ or $\mathrm{V}_{\text {NO_ }}=0 \mathrm{~V}$, VCC or unconnected, $\mathrm{V}_{\mathrm{COM}}=\mathrm{OV}$, V CC , or unconnected |  | 60 | 140 | nA |
| DYNAMIC |  |  |  |  |  |  |
| Turn-On Time (Note 4) (Figure 1) | ton | $\begin{aligned} & V_{C C}=+2.7 \mathrm{~V}, V_{N C} \text { or } V_{N O}=+1.5 \mathrm{~V}, R_{L}=50 \Omega, \\ & C_{L}=35 \mathrm{pF}(\text { MAX49991/MAX4993) } \end{aligned}$ | 120 | 360 | 630 | ms |
|  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=+2.7 \mathrm{~V}, \mathrm{~V}_{\text {NC_ }} \text { or } \mathrm{V}_{\mathrm{NO}}=+1.5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=50 \Omega, \\ & \mathrm{C}_{\mathrm{L}}=35 \mathrm{pF}(\mathrm{MAX4992} / \mathrm{MAX} 4994) \end{aligned}$ |  | 20 | 150 | $\mu \mathrm{S}$ |
| Turn-Off Time | tofF | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=+2.7 \mathrm{~V}, \mathrm{~V}_{\text {NC__ }} \text { or } \mathrm{V}_{\text {NO_- }}=+1.5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=50 \Omega, \\ & \mathrm{C}_{\mathrm{L}}=35 \mathrm{pF} \text {, Figure } 1(\text { Note } 4) \end{aligned}$ |  | 0.5 | 2 | $\mu \mathrm{s}$ |
| Off-Isolation | VISO | $R_{S}=R_{L}=50 \Omega, f=20 \mathrm{kHz}, V_{C O M}=1 V_{P-P},$ <br> Figure 2 (Note 5) |  | -90 |  | dB |
| Crosstalk | $V_{C T}$ | $\begin{aligned} & \mathrm{R}_{S}=\mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{f}=20 \mathrm{kHz}, \mathrm{~V}_{\text {COM }}=1 \mathrm{~V}_{\mathrm{P}-\mathrm{P}}, \\ & \text { Figure } 2(\text { Note } 6) \end{aligned}$ |  | -110 |  | dB |
| Total Harmonic Distortion | THD + N | $\begin{aligned} & f=20 \mathrm{~Hz} \text { to } 20 \mathrm{kHz}, \mathrm{~V}_{\text {COM }}=0.5 \mathrm{~V}_{\text {P-P }}, \\ & R_{S}=R_{L}=50 \Omega, D C \text { bias }=0 \mathrm{~V} \end{aligned}$ |  | 0.004 |  | \% |
| NC_, NO_ Off-Capacitance | Coff | $\begin{aligned} & \mathrm{COM}_{-}=\mathrm{GND}(\mathrm{DC} \text { bias), } \mathrm{f}=1 \mathrm{MHz}, \\ & \mathrm{V}_{\mathrm{NO}(\mathrm{NC})}=100 \mathrm{mV} \text { P-P, (Figure 3) } \end{aligned}$ |  | 45 |  | pF |
| COM_ On-Capacitance | CoN | $\begin{aligned} & \mathrm{COM}_{-}=\text {GND (DC bias), } \mathrm{f}=1 \mathrm{MHz}, \\ & \mathrm{~V}_{\mathrm{COM}}=100 \mathrm{mV} \mathrm{P}_{\text {P-P }}(\text { Figure 3) } \end{aligned}$ |  | 65 |  | pF |
| DIGITAL I/O (CB, CB1, CB2, $\overline{\text { EN }}$ ) |  |  |  |  |  |  |
| Input Logic-High | $\mathrm{V}_{\mathrm{IH}}$ |  | 1.4 |  |  | V |
| Input Logic-Low | $\mathrm{V}_{\mathrm{IL}}$ |  |  |  | 0.5 | V |
| Input Leakage Current | ICB | $\mathrm{V}_{\text {CB_ }}=\mathrm{V}_{\mathrm{EN}}=0 \mathrm{~V}$ or $\mathrm{V}_{C C}$ | -1 |  | +1 | $\mu \mathrm{A}$ |

Note 2: All devices are $100 \%$ production tested at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$. All temperature limits are guaranteed by design
Note 3: Flatness is defined as the difference between the maximum and minimum values of on-resistance as measured over the specified analog ranges.
Note 4: All timing is measured using $10 \%$ and $90 \%$ levels.
Note 5: Off-isolation = 20log [ $\mathrm{V}_{\mathrm{COM}} /\left(\mathrm{V}_{\mathrm{NO}}^{-}\right.$or $\left.\left.\mathrm{V}_{\mathrm{NC}}\right)\right]$, $\mathrm{V}_{\mathrm{COM}}=$ output, $\mathrm{V}_{\mathrm{NO}}$ or $\mathrm{V}_{\mathrm{NC}_{-}}=$input to off switch
Note 6: Between any two switches.

## Low Ron, Dual-SPDT/Single-DPDT Analog Switches with Slow Turn-On Time

Test Circuits/Timing Diagrams


Figure 1. Switching Time


MEASUREMENTS ARE STANDARDIZED AGAINST SHORTS AT IC TERMINALS
OFF-ISOLATION IS MEASURED BETWEEN COM_ AND "OFF" NO_ OR NC_ TERMINAL ON EACH SWITCH
ON-LOSS IS MEASURED BETWEEN COM_ AND "ON" NO_OR NC_TERMINAL ON EACH SWITCH.
CROSSTALK IS MEASURED FROM ONE CHANNEL TO ALL OTHER CHANNELS.
SIGNAL DIRECTION THROUGH SWITCH IS REVERSED; WORST VALUES ARE RECORDED

Figure 2. On-Loss, Off-Isolation, and Crosstalk


Figure 3. Channel Off-/On-Capacitance
$\qquad$

# Low Ron, Dual-SPDT/Single-DPDT Analog Switches with Slow Turn-On Time 

## Typical Operating Characteristics

$\left(\mathrm{V}_{\mathrm{CC}}=+3.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\right.$, unless otherwise noted.)


QUIESCENT SUPPLY CURRENT
vs. TEMPERATURE




QUIESCENT SUPPLY CURRENT
vs. SUPPLY VOLTAGE


TURN-ON TIME vs. SUPPLY VOLTAGE



QUIESCENT SUPPLY CURRENT vs. LOGIC LEVEL


TURN-OFF TIME vs. SUPPLY VOLTAGE


## Low Ron, Dual-SPDT/Single-DPDT Analog <br> Switches with Slow Turn-On Time

## Typical Operating Characteristics (continued)

$\left(\mathrm{V}_{\mathrm{CC}}=+3.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\right.$, unless otherwise noted.)




Pin Description

| PIN |  | NAME | FUNCTION |
| :---: | :---: | :---: | :---: |
| MAX4991/MAX4992 | MAX4993/MAX4994 |  |  |
| 1 | 1 | VCC | Positive-Supply Voltage Input. Bypass VCC to GND with a $0.1 \mu \mathrm{~F}$ capacitor as close as possible to the device. |
| 2 | 2 | NO1 | Analog Switch 1-Normally Open Terminal |
| 3 | 3 | COM1 | Analog Switch 1-Common Terminal. COM1 must be connected to the speaker load for click-and-pop reduction. |
| 4 | - | CB1 | Digital Control Input for Switch 1 |
| - | 4 | CB | Digital Control Input for Switch 1 and Switch 2 |
| 5 | 5 | NC1 | Analog Switch 1-Normally Closed Terminal |
| 6 | 6 | GND | Ground |
| 7 | 7 | NC2 | Analog Switch 2-Normally Closed Terminal |
| 8 | - | CB2 | Digital Control Input for Switch 2 |
| - | 8 | EN | Active-Low Enable Input-Drive $\overline{\mathrm{EN}}$ high to put switches in high impedance. Drive EN low for normal operation. |
| 9 | 9 | COM2 | Analog Switch 2-Common Terminal. COM2 must be connected to the speaker load for click-and-pop reduction. |
| 10 | 10 | NO2 | Analog Switch 2-Normally Open Terminal |

# Low Ron, Dual-SPDT/Single-DPDT Analog Switches with Slow Turn-On Time 

Functional Diagram


| MAX4991/MAX4992 |  |  |
| :---: | :---: | :---: |
| CB1 | N01 | NC1 |
| 0 | OFF | ON |
| 1 | ON | OFF |


| MAX4991/MAX4992 |  |  |
| :---: | :---: | :---: |
| CB2 | NO2 | NC2 |
| 0 | OFF | ON |
| 1 | ON | OFF |



| MAX4993/MAX4994 |  |  |  |
| :---: | :---: | :---: | :---: |
| $\overline{\text { EN }}$ | CB | NO_ | NC_ |
| 0 | 0 | OFF | ON |
| 0 | 1 | ON | OFF |
| 1 | X | OFF | OFF |

X = DON'T CARE.

## Detailed Description

The MAX4991-MAX4994 low $0.3 \Omega$ (typ) on-resistance analog switches have break-before-make switching and operate from a single +1.8 V to +5.5 V supply. The MAX4991/MAX4993 provide a slow turn-on time, and with COM_ used as the output, reduce clicks and pops due to coupling capacitors and audio amplifiers with a DC output bias. This feature is important for existing architectures with coupling capacitors at the output that need click-and-pop reduction.
The MAX4993/MAX4994 DPDT switches with an activelow enable input ( $\overline{\mathrm{EN}}$ ) set all channels to high impedance and reduce supply current when driven high. The MAX4991-MAX4994 have a low 0.004\% THD+N to route high-fidelity audio signals.

## Digital Control Input

The MAX4991/MAX4992 have two digital control logic inputs, CB1 and CB2. The MAX4993/MAX4994 have a single digital-control logic input, CB. The digital control logic inputs control the position of the corresponding switch as shown in the Functional Diagram. Driving logic inputs rail-to-rail minimizes power consumption.

## Enable Input (MAX4993/MAX4994)

The MAX4993/MAX4994 feature an active-low enable input ( $\overline{\mathrm{EN}}$ ). When $\overline{\mathrm{EN}}$ is driven high, the switches are high impedance and reduce supply current. When EN is driven low, the MAX4993/MAX4994 operate in normal mode. Driving EN rail-to-rail minimizes power consumption.

## Low Ron, Dual-SPDT/Single-DPDT Analog Switches with Slow Turn-On Time

## Analog Signal Levels

The MAX4991-MAX4994 have a very low and stable RON, $0.3 \Omega$ (typ), as the analog input signals are swept from ground to VCC (see Typical Operating Characteristics). These switches are bidirectional, allowing $\mathrm{NO}_{-}$, NC_, and COM_ to be configured as either inputs or outputs; however, click-and-pop reduction is only operational when COM_ is used as the output.

## Power-Supply Rejection Ratio

PSRR is the measurement of AC power-supply ripple or noise that couples to the output. Variations in supply voltage corrupt the audio signal due to changes in the RON value by supply modulation. The MAX4991-MAX4994 maintain a 80dB (typ) PSRR across the supply-voltage range, eliminating any corruption of the audio signal from supply variations. Therefore, with no audio signal, the RON variation due to supply-voltage ripple does not contribute to any output signal modulation.

## Applications Information

## Click-Pop Reduction

The MAX4991/MAX4993 feature a slow switch turn-on that can reduce click-and-pop noise caused by abrupt changes in voltage across a speaker. These voltage
changes usually occur when a single-supply audio amplifier with a DC bias is turned on, causing a spike of current in the speaker while the coupling capacitor charges (see the Typical Operating Circuit). If the audio amplifier connected to the unused input is powered up before the switch position changes, the MAX4991/ MAX4993 reduce the current spike to COM_. The speaker load must be present so that the current charging the coupling capacitor has a path to ground.

## Layout

Good layout improves performance by decreasing the amount of stray capacitance and noise. Minimize PCB trace lengths and resistor leads and place external components as close as possible to the device.

Power-Supply Sequencing Caution: Do not exceed the absolute maximum ratings because stresses beyond the listed ratings may cause permanent damage to the device.
Proper power-supply sequencing is recommended for all devices. Always apply VCC before applying analog signals especially if the analog signal is not current limited.

# Low Ron, Dual-SPDT/Single-DPDT Analog Switches with Slow Turn-On Time 

## Typical Application Circuit



Chip Information
PROCESS: BiCMOS

For the latest package outline information and land patterns, go to www.maxim-ic.com/packages.

| PACKAGE TYPE | PACKAGE CODE | DOCUMENT NO. |
| :---: | :---: | :---: |
| 10 UTQFN | V101AICN-1 | $\underline{\mathbf{2 1 - 0 0 2 8}}$ |

## Low Ron, Dual-SPDT/Single-DPDT Analog Switches with Slow Turn-On Time

| REVISION <br> NUMBER | REVISION <br> DATE | PESCRIPTION <br> PHANES |  |
| :---: | :---: | :--- | :---: |
| 0 | $5 / 08$ | Initial release. | - |
| 1 | $6 / 09$ | • Corrected names of power pins (added subscripting) in Electrical Characteristics. <br> - Changed the name of TOC 10 to "Frequency Response." <br> • Added units of measure to TOC 12. | 2,6 |

## Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery \& Lifecycle Information:

Analog Devices Inc.:
MAX4992EVB + T MAX4992EVB +

