



ADS774

Microprocessor-Compatible Sampling CMOS ANALOG-to-DIGITAL CONVERTER

FEATURES

- REPLACES ADC574, ADC674 AND ADC774 FOR NEW DESIGNS
- COMPLETE SAMPLING A/D WITH REFERENCE, CLOCK AND MICROPROCESSOR INTERFACE
- FAST ACQUISITION AND CONVERSION: 8.5µs max OVER TEMPERATURE
- ELIMINATES EXTERNAL SAMPLE/HOLD IN MOST APPLICATIONS
- GUARANTEED AC AND DC PERFOR-MANCE
- SINGLE +5V SUPPLY OPERATION
- LOW POWER: 120mW max
- PACKAGE OPTIONS: 0.6" and 0.3" DIPs, SOIC


DESCRIPTION

The ADS774 is a 12-bit successive approximation analog-to-digital converter using an innovative capacitor array (CDAC) implemented in low-power CMOS technology. This is a drop-in replacement for ADC574, ADC674, and ADC774 models in most applications, with internal sampling, much lower power consumption, and the ability to operate from a single +5V supply.

The ADS774 is complete with internal clock, microprocessor interface, three-state outputs, and internal scaling resistors for input ranges of 0V to +10V, 0V to +20V, \pm 5V, or \pm 10V. The maximum throughput time is 8.5µs over the full operating temperature range, including both acquisition and conversion.

Complete user control over the internal sampling function facilitates elimination of external sample/hold amplifiers in most existing designs.

The ADS774 requires +5V, with -15V optional. No +15V supply is required. Available packages include 0.3" or 0.6" wide 28-pin plastic DIP and 28-pin SOICs.



© 1991 Burr-Brown Corporation

SPECIFICATIONS

ELECTRICAL

At $T_A = T_{MIN}$ to T_{MAX} , $V_{DD} = +5V$, $V_{EE} = -15V$ to +5V, sampling frequency of 117kHz, $f_{IN} = 10kHz$; unless otherwise specified.

| | A | DS774JE, JP, | JU | AI | | | | |
|---|------|--------------|-----------|--------------|-----|---------|------------|--|
| PARAMETER | MIN | TYP | MAX | MIN | TYP | МАХ | UNITS | |
| RESOLUTION | | | 12 | | | * | Bits | |
| INPUTS | | 1 | | 1 | | | 1 | |
| ANALOG | | | | | | | | |
| Voltage Ranges: Unipolar | | | |), 0 to +20 | | | V | |
| Bipolar Impedance: 0 to +10V, ±5V | 8.5 | 12 | ±5 | , ±10 * | * | I | V kΩ | |
| ±10V, 0V to +20V | 35 | 50 | | * | * | | kΩ | |
| DIGITAL (CE, \overline{CS} , R/ \overline{C} , A ₀ , 12/ $\overline{8}$) | | | | | | | | |
| Voltages: Logic 1 | +2.0 | | +5.5 | * | | * | V | |
| Logic 0 | -0.5 | | +0.8 | * | | * | V | |
| Current Capacitance | -5 | 0.1 5 | +5 | * | * | * | μA pF | |
| TRANSFER CHARACTERISTICS | | 5 | | | - | | μ | |
| DC ACCURACY | | | | | | | 1 | |
| At +25°C | | | | | | | | |
| Linearity Error | | | ±1 | | | ±1/2 | LSB | |
| Unipolar Offset Error (adjustable to zero) Bipolar Offset Error (adjustable to zero) | | | ±2 ±10 | | | * ±4 | LSB LSB | |
| Full-Scale Calibration Error ⁽¹⁾ | | | ±0.25 | | | * | % of FS (2 | |
| (adjustable to zero) | | | | | | | | |
| No Missing Codes Resolution | 12 | | | 12 | | | Bits | |
| T _{MIN} to T _{MAX} ⁽³⁾ Linearity Error | | | ±1 | | | ±1/2 | LSB | |
| Full-Scale Calibration Error | | | ±0.47 | | | ±0.37 | % of FS | |
| Unipolar Offset | | | ±4 | | | ±3 | LSB | |
| Bipolar Offset | 10 | | ±12 | 10 | | ±5 | LSB | |
| No Missing Codes Resolution | 12 | | | 12 | | | Bits | |
| AC ACCURACY ⁽⁴⁾ Spurious Free Dynamic Range | 73 | 78 | | 76 | N- | | dB | |
| Total Harmonic Distortion | 15 | -77 | -72 | 70 | * | -75 | dB dB | |
| Signal-to-Noise Ratio | 69 | 72 | | 71 | * | _ | dB | |
| Signal-to-(Noise + Distortion) Ratio | 68 | 71 | | 70 | * | | dB | |
| Intermodulation Distortion ($F_{IN1} = 20kHz$, $F_{IN2} = 23kHz$) | | -75 | | | * | | | |
| | | | | | | | | |
| TEMPERATURE COEFFICIENTS ⁽⁵⁾ Unipolar Offset | | ±1 | | | * | | ppm/°C | |
| Bipolar Offset | | ±2 | | | * | | ppm/°C | |
| Full-Scale Calibration | | ±12 | | | * | | ppm/°C | |
| POWER SUPPLY SENSITIVITY | | | | | | | | |
| Change in Full-Scale Calibration ⁽⁶⁾ | | | | | | | | |
| +4.75V < V _{DD} < +5.25V Max Change | | | ±1/2 | | | * | LSB | |
| CONVERSION TIME (Including Acquisition Time) | | | | | | | - | |
| $t_{AQ} + t_C \text{ at } 25^{\circ}\text{C}$: | | | | | | | | |
| 8-Bit Cycle | | 5.5 | 5.9 | | * | * | μs | |
| 12-Bit Cycle | | 7.5 8 | 8 8.5 | | * | * | μs | |
| 12-Bit Cycle, T _{MIN} to T _{MAX} : | | ŏ | 0.0 | | * | * | μs | |
| SAMPLING DYNAMICS Sampling Rate at 25°C | 125 | | | * | | | kHz | |
| T _{MIN} to T _{MAX} | 117 | | | * | | | kHz | |
| Aperture Delay, t _{AP} | | | | | | | | |
| With $V_{EE} = +5V$ | | 20 | | | * | | ns | |
| With $V_{EE} = 0V$ to $-15V$ Aperture Uncertainty (Jitter) | | 1.6 | | | * | | μs | |
| With $V_{EE} = +5V$ | | 300 | | | * | | ps, rms | |
| With $V_{EE} = 0V$ to $-15V$ | | 10 | | | * | | ns, rms | |
| Settling time to 0.01% for | | 1.4 | | | * | | μs | |
| Full-Scale Input Change | | | | | | | 1 | |



SPECIFICATIONS (CONT)

ELECTRICAL

At $T_A = T_{MIN}$ to T_{MAX} , $V_{DD} = +5V$, $V_{EE} = -15V$ to +5V, sampling frequency of 117kHz, $f_{IN} = 10$ kHz; unless otherwise specified.

| | A | DS774JE, JP, | JU | A | DS774KE, KP, | KU | |
|--|-------|--------------|-----------------|----------------|--------------|-----|-------|
| PARAMETER | MIN | TYP | MAX | MIN | ТҮР | MAX | UNITS |
| OUTPUTS | | | | | 1 | | |
| DIGITAL (DB ₁₁ - DB ₀ , STATUS) Output Codes: Unipolar | | | | ight Binary (U | | | |
| Bipolar | | | Bipolar Offs | et Binary (BO | B) | | |
| Logic Levels: Logic 0 (I _{SINK} = 1.6mA) | | | +0.4 | | | * | V |
| Logic 1 ($I_{SOURCE} = 500\mu A$) | +2.4 | | | * | | | V |
| Leakage, Data Bits Only, High-Z State | -5 | 0.1 | +5 | * | * | * | μΑ |
| Capacitance | | 5 | | | * | | pF |
| INTERNAL REFERENCE VOLTAGE | | | | | | | |
| Voltage | +2.4 | +2.5 | +2.6 | * | * | * | V |
| Source Current Available for External Loads | 0.5 | | | * | | | mA |
| POWER SUPPLY REQUIREMENTS | | | | | | | |
| Voltage: V _{FF} ⁽⁷⁾ | -16.5 | | V _{DD} | * | | * | V |
| V _{DD} | +4.5 | | +5.5 | * | | * | V |
| Current: $I_{EE}^{(7)}$ (V _{EE} = -15V) | | -1 | | | * | | mA |
| | | +15 | +24 | | * | * | mA |
| Power Dissipation (T _{MIN} to T _{MAX}) | | | | | | | |
| $(V_{EE} = 0V \text{ to } +5V)$ | | 75 | 120 | | * | * | mW |
| TEMPERATURE RANGE | | | | | | | |
| Specification | 0 | | +70 | * | | * | °C |
| Operating: | -40 | | +85 | * | | * | °C |
| Storage Temperature Range | -65 | | +150 | * | | * | °C |

* Same specification as ADS774JE, JP, JU.

NOTES: (1) With fixed 50 Ω resistor from REF OUT to REF IN. This parameter is also adjustable to zero at +25°C. (2) FS in this specification table means Full Scale Range. That is, for a ±10V input range, FS means 20V; for a 0 to +10V range, FS means 10V. (3) Maximum error at T_{MIN} and T_{MAX}. (4) Based on using V_{EE} = +5V, which is the Control Mode. See the section "S/H Control Mode and ADC774 Emulation Mode." (5) Using internal reference. (6) This is worst case change in accuracy from accuracy with a +5V supply. (7) V_{EE} is optional, and is only used to set the mode for the internal sample/hold. When V_{EE} = -15V, I_{EE} = -1mA typ; when V_{EE} = 0V, I_{EE} = ±5µA typ; when V_{EE} = +5V, I_{EE} = +167µA typ.

The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.



ABSOLUTE MAXIMUM RATINGS

| V _{EE} to Digital Common | +V _{DD} to -16.5V |
|---|------------------------------------|
| V _{DD} to Digital Common | 0V to +7V |
| Analog Common to Digital Common | ±1V |
| Control Inputs (CE, CS, A _O , 12/8, R/C) | |
| to Digital Common | –0.5V to V _{DD} +0.5V |
| Analog Inputs (Ref In, Bipolar Offset, 10VIN) | |
| to Analog Common | ±16.5V |
| 20V _{IN} to Analog Common | <u>+2</u> 4V |
| Ref Out | Indefinite Short to Common, |
| | Momentary Short to V _{DD} |
| Max Junction Temperature | +165°C |
| Power Dissipation | 1000mW |
| Lead Temperature (soldering,10s) | +300°C |
| Thermal Resistance, θ_{JA} : Plastic DIPs | |
| | |
| | |



This integrated circuit can be damaged by ESD. Burr-Brown recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.


ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

PACKAGE/ORDERING INFORMATION

| PRODUCT | SINAD ⁽¹⁾ | TEMPERATURE RANGE | LINEARITY ERROR | PACKAGE | PACKAGE DRAWING NUMBER ⁽²⁾ |
|----------|----------------------|----------------------|--------------------|-------------------------|--|
| ADS774JE | 68dB | 0°C to +70°C | ±1LSB | 28-Pin 0.3" Plastic DIP | 246 |
| ADS774KE | 70dB | 0°C to +70°C | ±1/2LSB | 28-Pin 0.3" Plastic DIP | 246 |
| ADS774JP | 68dB | 0°C to +70°C | ±1LSB | 28-Pin 0.6" Plastic DIP | 215 |
| ADS774KP | 70dB | 0°C to +70°C | ±1/2LSB | 28-Pin 0.6" Plastic DIP | 215 |
| ADS774JU | 68dB | 0°C to +70°C | ±1LSB | 28-Lead SOIC | 217 |
| ADS774KU | 70dB | 0°C to +70°C | ±1/2LSB | 28-Lead SOIC | 217 |

NOTES: (1) SINAD is Signal-to-(Noise + Distortion) expressed in dB. (2) For detailed drawing and dimension table, please see end of data sheet, or Appendix C of Burr-Brown IC Data Book.


CONNECTION DIAGRAM








TYPICAL PERFORMANCE CURVES


At T_A = +25°C, V_{DD} = V_{EE} = +5V; Bipolar ±10V Input Range; sampling frequency of 110kHz; unless otherwise specified. All plots use 4096 point FFTs.














Supply Ripple Frequency (Hz)

ADS774



THEORY OF OPERATION

In the ADS774, the advantages of advanced CMOS technology—high logic density, stable capacitors, precision analog switches—and Burr-Brown's state of the art laser trimming techniques are combined to produce a fast, low power analog-to-digital converter with internal sample/hold.

The charge-redistribution successive-approximation circuitry converts analog input voltages into digital words.

A simple example of a charge-redistribution A/D converter with only 3 bits is shown in Figure 1.




FIGURE 1. 3-Bit Charge Redistribution A/D.

INPUT SCALING

Precision laser-trimmed scaling resistors at the input divide standard input ranges (0V to +10V, 0V to +20V, $\pm 5V$ or $\pm 10V$) into levels compatible with the CMOS characteristics of the internal capacitor array.

SAMPLING

While sampling, the capacitor array switch for the MSB capacitor (S_1) is in position "S", so that the charge on the MSB capacitor is proportional to the voltage level of the analog input signal. The remaining array switches $(S_2 \text{ and } S_3)$ are set to position "G". Switch S_c is closed, setting the comparator input offset to zero.

CONVERSION

When a conversion command is received, switch S_1 is opened to trap a charge on the MSB capacitor proportional to the analog input level at the time of the sampling command, and switch S_c is opened to float the comparator input. The charge trapped in the capacitor array can now be moved between the three capacitors in the array by connecting switches S_1 , S_2 , and S_3 to positions "R" (to connect to the reference) or "G" (to connect to GND), thus changing the voltage generated at the comparator input.

During the first approximation, the MSB capacitor is connected through switch S_1 to the reference, while switches S_2 and S_3 are connected to GND. Depending on whether the comparator output is HIGH or LOW, the logic will then

latch S_1 in position "R" or "G". Similarly, the second approximation is made by connecting S_2 to the reference and S_3 to GND, and latching S_2 according to the output of the comparator. After three successive approximation steps have been made the voltage level at the comparator will be within 1/2LSB of GND, and a digital word which represents the analog input can be determined from the positions of S_1 , S_2 and S_3 .

OPERATION

BASIC OPERATION

Figure 2 shows the minimum connections required to operate the ADS774 in a basic $\pm 10V$ range in the Control Mode (discussed in detail in a later section.) The falling edge of a Convert Command (a pulse taking pin 5 LOW for a minimum of 25ns) both switches the ADS774 input to the hold state and initiates the conversion. Pin 28 (STATUS) will output a HIGH during the conversion, and falls only after the conversion is completed and the data has been latched on the data output pins (pins 16 to 27.) Thus, the falling edge of STATUS on pin 28 can be used to read the data from the conversion. Also, during conversion, the STATUS signal puts the data output pins in a High-Z state and inhibits the input lines. This means that pulses on pin 5 are ignored, so that new conversions cannot be initiated during the conversion, either as a result of spurious signals or to short-cycle the ADS774.

The ADS774 will begin acquiring a new sample as soon as the conversion is completed, even before the STATUS output falls, and will track the input signal until the next conversion is started. The ADS774 is designed to complete a conversion and accurately acquire a new signal in 8.5μ s max over the full operating temperature range, so that conversions can take place at a full 117kHz.

CONTROLLING THE ADS774

The Burr-Brown ADS774 can be easily interfaced to most microprocessor systems and other digital systems. The microprocessor may take full control of each conversion, or the converter may operate in a stand-alone mode, controlled only by the R/ \overline{C} input. Full control consists of selecting an 8- or 12-bit conversion cycle, initiating the conversion, and reading the output data when ready—choosing either 12 bits all at once, or the 8 MSB bits followed by the 4 LSB bits in a left-justified format. The five control inputs (12/ $\overline{8}$, \overline{CS} , A₀, R/ \overline{C} , and CE) are all TTL/CMOS-compatible. The functions of the control inputs are described in Table II. The control function truth table is shown in Table III.

STAND-ALONE OPERATION

For stand-alone operation, control of the converter is accomplished by a single control line connected to R/\overline{C} . In this mode \overline{CS} and A_0 are connected to digital common and CE and $12/\overline{8}$ are connected to +5V. The output data are






FIGURE 2. Basic ±10V Operation.

presented as 12-bit words. The stand-alone mode is used in systems containing dedicated input ports which do not require full bus interface capability.

Conversion is initiated by a HIGH-to-LOW transition of R/\overline{C} . The three-state data output buffers are enabled when R/\overline{C} is HIGH and STATUS is LOW. Thus, there are two possible modes of operation; data can be read with either a positive pulse on R/\overline{C} , or a negative pulse on STATUS. In either case the R/\overline{C} pulse must remain LOW for a minimum of 25ns.

Figure 3 illustrates timing with an R/\overline{C} pulse which goes LOW and returns HIGH during the conversion. In this case, the three-state outputs go to the high-impedance state in response to the falling edge of R/\overline{C} and are enabled for external access of the data after completion of the conversion.

Figure 4 illustrates the timing when a positive R/\overline{C} pulse is used. In this mode the output data from the previous conversion is enabled during the time R/\overline{C} is HIGH. A new conversion is started on the falling edge of R/\overline{C} , and the three-state outputs return to the high-impedance state until the next occurrence of a HIGH R/\overline{C} pulse. Timing specifications for stand-alone operation are listed in Table IV.

FULLY CONTROLLED OPERATION

Conversion Length

Conversion length (8-bit or 12-bit) is determined by the state of the A_0 input, which is latched upon receipt of a conversion start transition (described below). If A_0 is latched HIGH, the conversion continues for 8 bits. The full 12-bit conversion will occur if A_0 is LOW. If all 12 bits are read following an 8-bit conversion, the 4LSBs (DB0-DB3) will be LOW (logic 0). A_0 is latched because it is also involved in enabling the output buffers. No other control inputs are latched.

CONVERSION START

The converter initiates a conversion based on a transition occurring on any of three logic inputs (\overline{CE} , \overline{CS} , and R/\overline{C}) as shown in Table III. Conversion is initiated by the last of the three to reach the required state and thus all three may be dynamically controlled. If necessary, all three may change state simultaneously, and the nominal delay time is the same regardless of which input actually starts the conversion. If it is desired that a particular input establish the actual start of conversion, the other two should be stable a minimum of 50ns prior to the transition of the critical input. Timing relationships for start of conversion timing are illustrated in Figure 5. The specifications for timing are contained in Table V.

The STATUS output indicates the current state of the converter by being in a high state only during conversion. During this time the three state output buffers remain in a high-impedance state, and therefore data cannot be read during conversion. During this period additional transitions of the three digital inputs which control conversion will be ignored, so that conversion cannot be prematurely terminated or restarted. However, if A_0 changes state after the beginning of conversion, any additional start conversion transition will latch the new state of A_0 , possibly resulting in an incorrect conversion length (8 bits vs 12 bits) for that conversion.



| Binary (BIN) Output | | Input Voltage Range and LSB Values | | | | | | |
|--|---|---|---|---|--|--|--|--|
| Analog Input Voltage Range | Defined As: | ±10V | ±5V | 0V to +10V | 0V to +20V | | | |
| One Least Significant Bit (LSB) | <u>FSR</u> 2 ⁿ n = 8 n = 12 | 20V 2 ⁿ 78.13mV 4.88mV | 10V 2 ⁿ 39.06mV 2.44mV | <u>10V</u> 2 ⁿ 39.06mV 2.44mV | 20V 2 ⁿ 78.13mV 4.88mV | | | |
| $\begin{array}{l} \text{Output Transition Values} \\ \text{FFE}_{\text{H}} \text{ to } \text{FFF}_{\text{H}} \\ \text{7FFF}_{\text{H}} \text{ to } 800_{\text{H}} \\ \text{000}_{\text{H}} \text{ to } 001_{\text{H}} \end{array}$ | + Full-Scale Calibration Midscale Calibration (Bipolar Offset) Zero Calibration (– Full-Scale Calibration) | +10V – 3/2LSB 0V – 1/2LSB –10V + 1/2LSB | +5V – 3/2LSB 0V – 1/2LSB –5V + 1/2LSB | +10V – 3/2LSB +5V – 1/2LSB 0V +1/2LSB | +20V – 3/2LSB +10V – 1/2LSB 0V +1/2LSB | | | |

TABLE I. Input Voltages, Transition Values, and LSB Values.

| DESIGNATION | DEFINITION | FUNCTION |
|------------------------|---|--|
| CE (Pin 6) | Chip Enable (active high) | Must be HIGH ("1") to either initiate a conversion or read output data. 0-1 edge may be used to initiate a conversion. |
| CS (Pin 3) | Chip Select (active low) | Must be LOW ("0") to either initiate a conversion or read output data. 1-0 edge may be used to initiate a conversion. |
| R/C (Pin 5) | Read/Convert ("1" = read) ("0" = convert) | Must be LOW ("0") to initiate either 8- or 12-bit conversions. 1-0 edge may be used to initiate a conversion. Must be HIGH ("1") to read output data. 0-1 edge may be used to initiate a read operation. |
| A _O (Pin 4) | Byte Address Short Cycle | In the start-convert mode, A_O selects 8-bit ($A_O = "1"$) or 12-bit ($A_O = "0"$) conversion mode. When reading output data in two 8-bit bytes, $A_O = "0"$ accesses 8 MSBs (high byte) and $A_O = "1"$ accesses 4 LSBs and trailing "0s" (low byte). |
| 12/8 (Pin 2) | Data Mode Select ("1" = 12 bits) ("0" = 8 bits) | When reading output data, $12/\overline{8}$ = "1" enables all 12 output bits simultaneously. $12/\overline{8}$ = "0" will enable the MSBs or LSBs as determined by the A _O line. |

TABLE II. Control Line Functions.

| CE | cs | R/Ĉ | 12/8 | A _o | OPERATION |
|----|--------------|--------------|------|----------------|----------------------------|
| 0 | Х | Х | Х | Х | None |
| Х | 1 | Х | Х | Х | None |
| ↑ | 0 | 0 | Х | 0 | Initiate 12-bit conversion |
| ↑ | 0 | 0 | Х | 1 | Initiate 8-bit conversion |
| 1 | \downarrow | 0 | Х | 0 | Initiate 12-bit conversion |
| 1 | 4 | 0 | Х | 1 | Initiate 8-bit conversion |
| 1 | 0 | \downarrow | Х | 0 | Initiate 12-bit conversion |
| 1 | 0 | \downarrow | Х | 1 | Initiate 8-bit conversion |
| 1 | 0 | 1 | 1 | Х | Enable 12-bit output |
| 1 | 0 | 1 | 0 | 0 | Enable 8 MSBs only |
| 1 | 0 | 1 | 0 | 1 | Enable 4 LSBs plus 4 |
| | | | | | trailing zeroes |

TABLE III. Control Input Truth Table.


READING OUTPUT DATA

After conversion is initiated, the output data buffers remain in a high-impedance state until the following four logic conditions are simultaneously met: R/\overline{C} HIGH, STATUS LOW, CE HIGH, and \overline{CS} LOW. Upon satisfaction of these conditions the data lines are enabled according to the state of inputs $12/\overline{8}$ and A_0 . See Figure 6 and Table V for timing relationships and specifications.

In most applications the $12/\overline{8}$ input will be hard-wired in either the HIGH or LOW condition, although it is fully TTL and CMOS-compatible and may be actively driven if desired. When $12/\overline{8}$ is HIGH, all 12 output lines (DB0-DB11) are enabled simultaneously for full data word transfer to a 12-bit or 16-bit bus. In this situation the A₀ state is ignored when reading the data.

When $12/\overline{8}$ is LOW, the data is presented in the form of two 8-bit bytes, with selection of the byte of interest accomplished by the state of A₀ during the read cycle. When A₀ is LOW, the byte addressed contains the 8MSBs. When A_0 is HIGH, the byte addressed contains the 4LSBs from the conversion followed by four logic zeros which have been forced by the control logic. The left-justified formats of the two 8-bit bytes are shown in Figure 7. Connection of the ADS774 to an 8-bit bus for transfer of the data is illustrated in Figure 8. The design of the ADS774 guarantees that the A_0 input may be toggled at any time with no damage to the converter; the outputs which are tied together in Figure 8 cannot be enabled at the same time. The A₀ input is usually driven by the least significant bit of the address bus, allowing storage of the output data word in two consecutive memory locations.








FIGURE 3. R/C Pulse Low—Outputs Enabled After Conversion.

| FIGURE 4. R/C Pulse High — | - Outputs Enabled Only While |
|----------------------------|------------------------------|
| R/\overline{C} Is High. | |

| SYMBOL | PARAMETER | MIN | ТҮР | MAX | UNITS |
|------------------|--------------------------|-----|-----|-----|-------|
| t _{HRL} | Low R/C Pulse Width | 25 | | | ns |
| t _{DS} | STS Delay from R/C | | | 200 | ns |
| t _{HDR} | Data Valid After R/C Low | 25 | | | ns |
| t _{HRH} | High R/C Pulse Width | 100 | | | ns |
| t _{DDR} | Data Access Time | | | 150 | ns |

TABLE IV. Stand-Alone Mode Timing. ($T_A = T_{MIN}$ to T_{MAX}).

| SYMBOL | PARAMETER | MIN | ТҮР | MAX | UNITS |
|------------------|-------------------------------------|-----|-----|-----|-------|
| Convert Mode | | | | | |
| t _{DSC} | STS delay from CE | | 60 | 200 | ns |
| t _{HEC} | CE Pulse width | 50 | 30 | | ns |
| tssc | CS to CE setup | 50 | 20 | | ns |
| t _{HSC} | CS low during CE high | 50 | 20 | | ns |
| t _{SRC} | R/C to CE setup | 50 | 0 | | ns |
| t _{HRC} | R/\overline{C} low during CE high | 50 | 20 | | ns |
| t _{SAC} | A _O to CE setup | 0 | | | ns |
| t _{HAC} | A _O valid during CE high | 50 | 20 | | ns |
| Read Mode | | | | | |
| t _{DD} | Access time from CE | | 75 | 150 | ns |
| t _{HD} | Data valid after CE low | 25 | 35 | | ns |
| t _{HL} | Output float delay | | 100 | 150 | ns |
| t _{SSR} | CS to CE setup | 50 | 0 | | ns |
| t _{SRR} | R/\overline{C} to CE setup | 0 | | | ns |
| t _{SAR} | A _o to CE setup | 50 | 25 | | ns |
| t _{HSR} | CS valid after CE low | 0 | | | ns |
| t _{HRR} | R/C high after CE low | 0 | | | ns |
| t _{HAR} | A _o valid after CE low | 50 | | | ns |
| t _{HS} | STATUS delay after data valid | 75 | 150 | 375 | ns |

TABLE V. Timing Specifications, Fully Controlled Operation. ($T_A = T_{MIN}$ to T_{MAX}).





FIGURE 5. Conversion Cycle Timing.



ADS774

FIGURE 6. Read Cycle Timing.



| | | | | Wo | rd 1 | | | | | | | Wo | ord 2 | | | |
|-----------|------|------|-----|-----|------|-----|-----|-----|-----|-----|-----|-----|-------|-----|-----|-----|
| Processor | DB7 | DB6 | DB5 | DB4 | DB3 | DB2 | DB1 | DB0 | DB7 | DB6 | DB5 | DB4 | DB3 | DB2 | DB1 | DB0 |
| Converter | DB11 | DB10 | DB9 | DB8 | DB7 | DB6 | DB5 | DB4 | DB3 | DB2 | DB1 | DB0 | 0 | 0 | 0 | 0 |

FIGURE 7. 12-Bit Data Format for 8-Bit Systems.




FIGURE 8. Connection to an 8-Bit Bus.

S/H CONTROL MODE AND ADC774 EMULATION MODE

The Emulation Mode allows the ADS774 to be dropped into most existing ADC774 sockets without changes to other system hardware or software. In existing sockets, the analog input is held stable during the conversion period so that accurate conversions can proceed, but the input can change rapidly at any time before the conversion starts. The Emulation Mode uses the stability of the analog input during the conversion period to both acquire and convert in a maximum of 8µs (8.5µs over temperature.) In fact, system throughput can be increased, since the input to the ADS774 can start slewing before the end of a conversion (after the acquisition time), which is not possible with existing ADC774s.

The Control Mode is provided to allow full use of the internal sample/hold, eliminating the need for an external sample/hold in most applications. As compared with systems using separate sample/hold and A/D, the ADS774 in the Control Mode also eliminates the need for one of the control signals, usually the convert command. The command that puts the internal sample/hold in the hold state also initiates a conversion, reducing timing constraints in many systems.

The basic difference between these two modes is the assumptions about the state of the input signal both before and during the conversion. The differences are shown in Figure 9 and Table VI. In the Control Mode, it is assumed that during the required 1.4μ s acquisition time the signal is not changing faster than the ADS774 can track. No assump-

tion is made about the input level after the convert command arrives, since the input signal is sampled and conversion begins immediately after the convert command. This means that a convert command can also be used to switch an input multiplexer or change gains on a programmable gain amplifier, allowing the input signal to settle before the next acquisition at the end of the conversion. Because aperture jitter is minimized in the Control Mode, a high input frequency can be converted without an external sample/hold.

In the Emulation Mode, a delay time is introduced between the convert command and the start of conversion to allow the ADS774 enough time to acquire the input signal before converting. This increases the effective aperture delay time from 0.02μ s to 1.6μ s, but allows the ADS774 to replace the ADC774 in most circuits without additional changes. In designs where the input to the ADS774 is changing rapidly in the 200ns prior to a convert command, system performance may be enhanced by delaying the convert command by 200ns.

When using the ADS774 in the Emulation Mode to replace existing converters in current designs, a sample/hold amplifier often precedes the converter. In these cases, no additional delay in the convert command will be needed. The existing sample/hold will not be slewing excessively when going from the sample mode to the hold mode prior to a conversion.

In both modes, as soon as the conversion is completed the internal sample/hold circuit immediately begins slewing to track the input signal.



INSTALLATION

LAYOUT PRECAUTIONS

Analog (pin 9) and digital (pin 15) commons are not connected together internally in the ADS774, but should be connected together as close to the unit as possible and to an analog common ground plane beneath the converter on the component side of the board. In addition, a wide conductor pattern should run directly from pin 9 to the analog supply common, and a separate wide conductor pattern from pin 15 to the digital supply common.

If the single-point system common cannot be established directly at the converter, pin 9 and pin 15 should still be connected together at the converter. A single wide conductor pattern then connects these two pins to the system common. In either case, the common return of the analog input signal should be referenced to pin 9 of the ADC. This prevents any voltage drops that might occur in the power supply common returns from appearing in series with the input signal.

The speed of the ADS774 requires special caution regarding whichever input pin is unused. For 10V input ranges, pin 14 (20V Range) must be unconnected, and for 20V input ranges, pin 13 (10V Range) must be unconnected. In both cases, the unconnected input should be shielded with ground plane to reduce noise pickup.

In particular, the unused input pin should not be connected to any capacitive load, including high impedance switches. Even a few pF on the unused pin can degrade acquisition time.

Coupling between analog input and digital lines should be minimized by careful layout. For instance, if the lines must cross, they should do so at right angles. Parallel analog and digital lines should be separated from each other by a pattern connected to common.

If external full scale and offset potentiometers are used, the potentiometers and associated resistors should be as close as possible to the ADS774.

POWER SUPPLY DECOUPLING

On the ADS774, +5V (to Pin 1) is the only power supply required for correct operation. Pin 7 is not connected internally, so there is no problem in existing ADC774 sockets where this is connected to +15V. Pin 11 (V_{EE}) is only used as a logic input to select modes of control over the sampling function as described above. When used in an existing ADC774 socket, the -15V on pin 11 selects the ADC774 Emulation Mode. Since pin 11 is used as a logic input, it is immune to typical supply variations.

| | | | CONTROL M 1 Connected | | ADC77 (Pin 11 C | | | |
|--|---|--|--------------------------|------------|--------------------|-------------------|------------|----------------|
| SYMBOL | BOL PARAMETER | | TYP | MAX | MIN | TYP | MAX | UNITS |
| t _{AQ} + t _C | Throughput Time: 12-bit Conversions 8-bit Conversions | | 8 | 8.5 6.3 | | 8 6 | 8.5 6.3 | μs μs |
| t _C | Conversion Time: 12-bit Conversions 8-bit Conversions | | 6.4 4.4 | | | 6.4 4.4 | | μs μs |
| t _{AQ} t _{AP} t _J | Acquisition Time Aperture Delay Aperture Uncertainty | | 1.4 20 0.3 | | | 1.4 1600 10 | | μs ns ns |

TABLE VI. Conversion Timing, T_{MIN} to T_{MAX} .




FIGURE 9. Signal Acquisition and Conversion Timing.






FIGURE 10. Unipolar Configuration.




FIGURE 11. Bipolar Configuration.

The +5V supply should be bypassed with a 10μ F tantalum capacitor located close to the converter to promote noise-free operations, as shown in Figure 2. Noise on the power supply lines can degrade the converter's performance. Noise and spikes from a switching power supply are especially troublesome.

RANGE CONNECTIONS

The ADS774 offers four standard input ranges: 0V to +10V, 0V to +20V, \pm 5V, or \pm 10V. Figures 10 and 11 show the necessary connections for each of these ranges, along with the optional gain and offset trim circuits. If a 10V input range is required, the analog input signal should be connected to pin 13 of the converter. A signal requiring a 20V range is connected to pin 14. In either case the other pin of the two is left unconnected. Pin 12 (Bipolar Offset) is

connected either to Pin 9 (Analog Common) for unipolar operation, or to Pin 8 (2.5V Ref Out), or the external reference, for bipolar operation. Full-scale and offset adjustments are described below.

The input impedance of the ADS774 is typically $50k\Omega$ in the 20V ranges and $12k\Omega$ in the 10V ranges. This is significantly higher than that of traditional ADC774 architectures, reducing the load on the input source in most applications.

INPUT STRUCTURE

Figure 12 shows the resistor divider input structure of the ADS774. Since the input is driving a capacitor in the CDAC during acquisition, the input is looking into a high impedance node as compared with traditional ADC774 architectures, where the resistor divider network looks into a comparator input node at virtual ground.

To understand how this circuit works, it is necessary to know that the input range on the internal sampling capacitor is from 0V to +3.33V, and the analog input to the ADS774 must be converted to this range. Unipolar 20V range can be used as an example of how the divider network functions. In 20V operation, the analog input goes into pin 14. Pin 13 is left unconnected and pin 12 is connected to pin 9, analog common. From Figure 12, it is clear that the input to the capacitor array will be the analog input voltage on pin 14 divided by the resistor network ($42k\Omega + 42k\Omega \parallel 10.5k\Omega$). A 20V input at pin 14 is divided to 3.33V at the capacitor array, while a 0V input at pin 14 gives 0V at the capacitor array.

The main effect of the $10k\Omega$ internal resistor on pin 12 is to provide the same offset adjust response as that of traditional ADC774 architectures without changing the external trimpot values.

SINGLE SUPPLY OPERATION

The ADS774 is designed to operate from a single +5V supply, and handle all of the unipolar and bipolar input ranges, in either the Control Mode or the Emulation Mode as described above. Pin 7 is not connected internally. This is




FIGURE 12. ADS774 Input Structure.



where +12V or +15V is supplied on traditional ADC774s. Pin 11, the -12V or -15V supply input on traditional ADC774s, is used only as a logic input on the ADS774. There is a resistor divider internally on pin 11 to reduce that input to a correct logic level within the ADS774, and this resistor will add 10mW to 15mW to the power consumption of the ADS774 when -15V is supplied to pin 11. To minimize power consumption in a system, pin 11 can be simply grounded (for Emulation Mode) or tied to +5V (for Control Mode.)

There are no other modifications required for the ADS774 to function with a single +5V supply.

CALIBRATION

OPTIONAL EXTERNAL FULL-SCALE AND OFFSET ADJUSTMENTS

Offset and full-scale errors may be trimmed to zero using external offset and full-scale trim potentiometers connected to the ADS774 as shown in Figures 10 and 11 for unipolar and bipolar operation.

CALIBRATION PROCEDURE— UNIPOLAR RANGES

If external adjustments of full-scale and offset are not required, replace R_2 in Figure 10 with a 50 Ω 1% metal film resistor and connect pin 12 to pin 9, omitting the other adjustment components.

If adjustment is required, connect the converter as shown in Figure 10. Sweep the input through the end-point transition voltage (0V + 1/2LSB; +1.22mV for the 10V range, +2.44mV for the 20V range) that causes the output code to be DB0 ON (HIGH). Adjust potentiometer R_1 until DB0 is alternately toggling ON and OFF with all other bits OFF. Then adjust full scale by applying an input voltage of nominal full-scale minus 3/2LSB, the value which should cause all bits to be ON. This value is +9.9963V for the 10V range and +19.9927V for the 20V range. Adjust potentiometer R_2 until bits DB1-DB11 are ON and DB0 is toggling ON and OFF.

CALIBRATION PROCEDURE—BIPOLAR RANGES

If external adjustments of full-scale and bipolar offset are not required, replace the potentiometers in Figure 11 by 50Ω , 1% metal film resistors.

If adjustments are required, connect the converter as shown in Figure 11. The calibration procedure is similar to that described above for unipolar operation, except that the offset adjustment is performed with an input voltage which is 1/2LSB above the minus full-scale value (-4.9988V for the $\pm 5V$ range, -9.9976V for the $\pm 10V$ range). Adjust R₁ for DB0 to toggle ON and OFF with all other bits OFF. To adjust full-scale, apply a DC input signal which is 3/2LSBbelow the nominal plus full-scale value (+4.9963V for $\pm 5V$ range, +9.9927V for $\pm 10V$ range) and adjust R₂ for DB0 to toggle ON and OFF with all other bits ON.



13



PACKAGING INFORMATION

| Orderable Device | Status | Package Type | Package Drawing | Pins | Package Qty | Eco Plan | Lead finish/ Ball material | MSL Peak Temp | Op Temp (°C) | Device Marking | Samples |
|------------------|--------|--------------|--------------------|------|----------------|--------------|-------------------------------|---------------------|--------------|----------------|---------|
| | (1) | | Drawing | | aly | (2) | (6) | (3) | | (4/5) | |
| ADS774JU | ACTIVE | SOIC | DW | 28 | 20 | RoHS & Green | NIPDAU | Level-3-260C-168HRS | -40 to 85 | ADS774JU | Samples |
| ADS774JU/1K | ACTIVE | SOIC | DW | 28 | 1000 | RoHS & Green | Call TI | Level-3-260C-168 HR | -40 to 85 | ADS774JU | Samples |
| ADS774KU | ACTIVE | SOIC | DW | 28 | 20 | RoHS & Green | Call TI | Level-3-260C-168HRS | -40 to 85 | ADS774KU | Samples |
| ADS774KU/1K | ACTIVE | SOIC | DW | 28 | 1000 | RoHS & Green | Call TI | Level-3-260C-168 HR | -40 to 85 | ADS774KU | Samples |
| ADS774KU/1KE4 | ACTIVE | SOIC | DW | 28 | 1000 | RoHS & Green | Call TI | Level-3-260C-168 HR | -40 to 85 | ADS774KU | Samples |

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.



www.ti.com

PACKAGE OPTION ADDENDUM

7-Apr-2024


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



| *All dimensions are nomina | l | | | | | | | | | | | |
|----------------------------|-----------------|--------------------|----|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| Device | Package Type | Package Drawing | | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
| ADS774JU/1K | SOIC | DW | 28 | 1000 | 330.0 | 32.4 | 11.35 | 18.67 | 3.1 | 16.0 | 32.0 | Q1 |
| ADS774KU/1K | SOIC | DW | 28 | 1000 | 330.0 | 32.4 | 11.35 | 18.67 | 3.1 | 16.0 | 32.0 | Q1 |



www.ti.com

PACKAGE MATERIALS INFORMATION

26-Apr-2024



*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins SPQ | | Length (mm) | Width (mm) | Height (mm) | |
|-------------|--------------|-----------------|----------|------|-------------|------------|-------------|--|
| ADS774JU/1K | SOIC | DW | 28 | 1000 | 367.0 | 367.0 | 55.0 | |
| ADS774KU/1K | SOIC | DW | 28 | 1000 | 367.0 | 367.0 | 55.0 | |

TEXAS INSTRUMENTS

www.ti.com

26-Apr-2024

TUBE



- B - Alignment groove width

*All dimensions are nominal

| Device | Package Name | Package Type | Pins | SPQ | L (mm) | W (mm) | Τ (μm) | B (mm) |
|----------|--------------|--------------|------|-----|--------|--------|--------|--------|
| ADS774JU | DW | SOIC | 28 | 20 | 507 | 12.83 | 5080 | 6.6 |
| ADS774KU | DW | SOIC | 28 | 20 | 507 | 12.83 | 5080 | 6.6 |

DW (R-PDSO-G28)

PLASTIC SMALL OUTLINE



NOTES:

A. All linear dimensions are in inches (millimeters). Dimensioning and tolerancing per ASME Y14.5M-1994.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-013 variation AE.



LAND PATTERN DATA



NOTES:

A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Refer to IPC7351 for alternate board design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated