EVALUATION KIT AVAILABLE

3V to 12V Current-Limiting Hot-Swap Controllers with Autoretry, DualSpeed/BiLevel Fault Protection

General Description

The MAX4271/MAX4272/MAX4273 comprise a complete family of integrated 3V to 12V hot-swap controllers. They allow the safe insertion and removal of circuit cards into live backplanes.

The discharged filter capacitors of the circuit card provide a low impedance to the live backplane. High inrush currents from the backplane to the circuit card can burn up connectors and components, or momentarily collapse the backplane power supply leading to a system reset. This family of hot-swap controllers prevents such problems by regulating the current to a preset limit when the board is plugged in, allowing the system to stabilize safely. After the startup cycle is completed, two on-chip comparators provide DualSpeed/BiLevel[™] protection against short circuits, load glitches, and overcurrent conditions. In the event of a fault condition, the load is disconnected. Fault recovery is handled by unlatching (MAX4271), autoretry (MAX4272), or programmed (MAX4273) methods.

The MAX4271 family includes many integrated features that reduce component count and design time. An onboard charge pump provides the gate drive for a lowcost, external n-FET. Integrated features like startup current regulation and current glitch protection eliminate external timing resistors and capacitors. Also featured are an open-drain status output to indicate a fault condition, and an adjustable overcurrent response time.

The MAX4271 (latched fault protection) and MAX4272 (autoretry fault protection) come in 8-pin SO packages. The MAX4273 (full function) comes in the space-saving 16-pin QSOP package and 16-pin SO package. All parts are specified across the extended temperature range, and have an absolute maximum rating of 15V to provide extra protection against inductive kickback during board removal.

DualSpeed/BiLevel is a trademark of Maxim Integrated Products.

_Features

 Provide Safe Hot Swap for +3V to +12V Power Supplies with Few External Components

///XI///

- Unique Current Regulation Architecture Minimizes n-FET Linear Mode Duration
- Autoretry Feature (MAX4272/MAX4273)
- DualSpeed/BiLevel Current Limit Protects Against Current Glitches and Short Circuits
- Power-On RESET (MAX4273)
- 15V Absolute Maximum Rating Protects Against Inductive Kickbacks During Board Removal
- Internal Charge Pump Generates Gate Drive for External n-MOSFET
- Status Output Pin Indicates Fault/Safe Condition
- Space-Saving 8-Pin SO, 16-Pin QSOP Packages

Applications


Base Stations	Network Routers and
RAID	Switches
Remote-Access Servers	ISDN

Ordering Information

PART	TEMP RANGE	PIN- PACKAGE	PKG CODE
MAX4271ESA	-40°C to +85°C	8 SO	S8-1
MAX4272ESA	-40°C to +85°C	8 SO	S8-1
MAX4273EEE	-40°C to +85°C	16 QSOP	E16-1
MAX4273ESE	-40°C to +85°C	16 SO	E16-1

Pin Configurations appear at end of data sheet.

Typical Operating Circuit



_ Maxim Integrated Products 1

For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim's website at www.maxim-ic.com.

ABSOLUTE MAXIMUM RATINGS

	+15V VCC to GND0.3V to +14V	Current into INC, ON (Current into Any Other
	0.3V to (V _{IN} + 8.5V)	Continuous Power Dis
	-1V to +8.5V	8-Pin SO (derate 5.9
	1V to +14V	16-Pin QSOP (derat
	8.5V to (V _{IN} + 0.3V)	16-Pin SO (derate 8
CSPD, CTON,		Operating Temperatur
REF to GND0.3V	to the lower of $(V_{IN} + 0.3V)$ or +12V	Storage Temperature
VSENSE, RTH, CTIM to GNI	D0.3V to (V _{IN} + 0.3V)	Lead Temperature (so

Current into INC, ON (Note 2)	±2mA
Current into Any Other Pin	
Continuous Power Dissipation ($T_A = +70^{\circ}C$)	
8-Pin SO (derate 5.9mW/°C above +70°C)	471mW
16-Pin QSOP (derate 8.3mW/°C above +70°C)	667mW
16-Pin SO (derate 8.7mW/°C above +70°C)	696mW
Operating Temperature Range40°C	to +85°C
Storage Temperature Range65°C	to +150°C
Lead Temperature (soldering, 10s)	+300°C

Note 1: GATE can be pulled below LLMON, but current must be limited to 2mA. **Note 2:** INC and ON can be pulled below ground. Limiting the current to 2mA ensures that these pins are never lower than about -0.8V.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

 $(V_{IN} = +2.7V \text{ to } +13.2V, T_A = -40^{\circ}C \text{ to } +85^{\circ}C, \text{ unless otherwise noted. Typical values are at } V_{IN} = +5V \text{ and } T_A = +25^{\circ}C.)$ (Note 3)

PARAMETER	SYMBOL	CONDITIONS		MIN	ТҮР	MAX	UNITS	
POWER SUPPLIES								
Input Voltage Range	VIN				2.7		13.2	V
Supply Current	lQ	$V_{ON} = V_{IN}$				0.6	1	mA
CURRENT CONTROL								
Clow Comporator Thrashold	Vee			$T_A = +25^{\circ}C$	45	50	55	mV
Slow Comparator Threshold	V _{SC,TH}	VIN - VSENS	SE	$T_A = T_{MIN}$ to T_{MAX}	43.5		56	TTV
Slow Comparator Response	toopp	C _{SPD} = floa	ating		10	20	40	μs
Time	tCSPD	$C_{SPD} = 100$	OnF to GND)	10	20	40	ms
			5k Ω on RTH to	$T_A = +25^{\circ}C$	45	50	55	_
			VIN	$T_A = T_{MIN}$ to T_{MAX}	43.5		56	
Fast Comparator Threshold		MAX4273 only to V _{IN}	$T_A = +25^{\circ}C$	675	750	825	mV	
			-	$T_A = T_{MIN}$ to T_{MAX}	650		840	
		RTH = GND		180	000			
		MAX4271/MAX4272			200	220		
Fast Comparator Response Time	tFCD		10mV overdrive, from overload condition to gate discharging			350		ns
SENSE Input Bias Current	I _{B,SENSE}	VSENSE = VIN			0.2	10	μA	
MOSFET DRIVER								
.		MAX4271/MAX4272 C _{TIM} = 100nF		21	31	41		
Startup Period (Notes 4, 5)	^t START	MAX4273 C _{TON} = 100nF		InF	21	31	41	ms
		No capacitor				5.5		μs
Gate Charge Current	IGATE	GATE = IN	(Note 6)			100		μΑ

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{IN} = +2.7V \text{ to } +13.2V, T_A = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C}, \text{ unless otherwise noted. Typical values are at } V_{IN} = +5V \text{ and } T_A = +25^{\circ}\text{C}.)$ (Note 3)

PARAMETER	SYMBOL	CONDI	TIONS	MIN	ТҮР	МАХ	UNITS
Slow Turn-Off Time	^t SLOW,OFF	Time from trigger to V ₀ (triggered by either the slow comparator), C _G , GND	e ON input or the		60		μs
Fast Turn-Off Time	tfast,off	Time from current ove (triggered by the fast of normal operation), CG	comparator, during		15		μs
Maximum Gate Protection Voltage		circuitry is triggered, r respect to V _{IN} (MAX42	Voltage at which internal zener clamp circuitry is triggered, measured with respect to V _{IN} (MAX4271/MAX4272), measured with respect to V _{LLMON} (MAX4273)		6.7	7.5	V
		Measured with	$V_{IN} \ge 5V$	5			
Minimum Gate Drive Voltage		respect to V _{IN,} I _{GATE} = 8.5µA	V _{IN} ≥ 2.7V	2.7			V
		During fast discharge, comparator fault in no		0.4	1	2.75	mA
Gate Discharge Current	Igate, dis	During startup (current regulation provided by fast comparator)		25	70	195	
		During normal dischar comparator fault in no going low		75	200	550	μΑ
LLMON Overvoltage Threshold		Startup is initiated only after V _{LLMON} is less than this voltage (MAX4273)		0.1			V
GATE Overvoltage Threshold		Startup is initiated only after V _{GATE} is less than this voltage		0.1		0.6	V
LLMON Impedance		Impedance to GND, aft	er a fault (MAX4273)		1		kΩ
REFERENCE (MAX4273)							
Output Voltage	VREF	No load, V _{IN} = 5V		1.164	1.2	1.236	V
Line Regulation	ΔV REF, LINE	2.7V ≤ V _{IN} ≤ 13.2V, no	load		1	8	mV
Load Regulation	$\Delta V_{REF,}$ LOAD	$I_{REF} = 0$ to 100 μ A, $V_{IN} = 5V$			0.6	3	mV
ON AND RESET COMPARATO	RS						1
Threshold Voltage		$V_{IN} = 5V$, rising threshold at ON or INC		0.575	0.6	0.625	V
Hysteresis	VHYST				3		mV
Power-Supply Rejection Ratio	PSRR	$2.7V \le V_{IN} \le 13.2V$				±1	mV/V
Propagation Delay	tD,COMP	10mV overdrive, ON g negative, INC going n			10		μs
		INC going positive		100	150	200	ms

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{IN} = +2.7V \text{ to } +13.2V, T_A = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C}, \text{ unless otherwise noted. Typical values are at } V_{IN} = +5V \text{ and } T_A = +25^{\circ}\text{C}.)$ (Note 3)

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	МАХ	UNITS
Input Voltage Range		Input can be driven to the absolute maximum limit without false output inversion	-0.1		13.2	V
Input Bias Current	IB,COMP			0.001	1	μΑ
ON Pulse Width Low (Note 7)	^t RESTART	To unlatch a fault MAX4271, MAX4273 with $C_{\text{TIM}} = \text{IN}$	20			μs
DIGITAL OUTPUTS (STAT, OUT	C)					
Output Leakage Current		V _{STAT} ≤ 13.2, V _{OUTC} ≤ 13.2			1	μΑ
Output Voltage Low	V _{OL}	I _{SINK} = 1mA			0.4	V
RETRY TIMING (MAX4272, MAX	4273)					
Retry Timeout Period	t RETRY	100nF capacitor on C _{TIM} (Note 5)	0.5	1	2	S
Default Retry Timeout Period	^t RETRY (default)	C _{TIM} = no connection		176		μs
	VLO)					
Threshold	Vuvlo	Startup is initiated when this threshold is exceeded at IN	2.25		2.67	V
Hysteresis	VUVLO,HYST			100		mV
Delay	td,uvlo	Time the input voltage must exceed undervoltage lockout before startup is initiated	100	150	200	ms

Note 3: All devices are 100% tested at $T_A = +25^{\circ}$ C. All temperature limits are guaranteed by design.

Note 4: Startup period is the time during which the slow comparator is ignored and the fast comparator regulates the sense current. It is measured from the time ON is brought high.


Note 5: Inferred from test with $C_{TON} = 10$ nF (MAX4273) and $C_{TIM} = 1$ nF.

Note 6: The current available at GATE is a function of VGATE (see Typical Operating Characteristics).

Note 7: Guaranteed by design.

Typical Operating Characteristics

 $(V_{IN} = 5V, R_{SENSE} = 100m\Omega, C_{BOARD} = 47\mu F, T_A = +25^{\circ}C, unless otherwise noted.)$




MAX4271/MAX4272/MAX4273

MAX4271/MAX4272/MAX4273

Typical Operating Characteristics (continued)

 $(V_{IN} = 5V, R_{SENSE} = 100m\Omega, C_{BOARD} = 47\mu$ F, T_A = +25°C, unless otherwise noted.)



Typical Operating Characteristics (continued) $(V_{IN} = 5V, R_{SENSE} = 100m\Omega, C_{BOARD} = 47\mu$ F, T_A = +25°C, unless otherwise noted.) MAX4271/MAX4272 **TURN-OFF TIME** MAX4271/MAX4272 **FAST GATE DISCHARGE CURRENT** vs. TEMPERATURE TURN-OFF TIME (C_{BOARD} = 470 μ F) (EXTERNAL CGATE = 22nF, CBOARD = 470µF) 2.4 $V_{IN} = 3V$ ON ON 2.2 $V_{GATE} = V_{IN}$ VGATE I_{LOAD} (1A/div) 2V/div 1A/div 2.0 0 0 1.8 VOUT 1.6 2V/div VOUT (2V/div) 1.4 V_{IN} = 5V, 12V 1.2 0 VGATE 0 (2V/div) 1.0 -40 -15 50µs/div 200µs/div 10 35 60 85 $\begin{array}{l} C_{BOARD}=470 \mu F, \, R_{SENSE}=100 m \Omega, \\ C_{GATE}=22 n F, \, R_S=0 \end{array}$ $C_{BOARD}=470\mu F,\,R_{SENSE}=100m\Omega,$ TEMPERATURE (°C) CGATE = 0 MAX4273 **MAX4273** TURN-OFF TIME **ON COMPARATOR THRESHOLD TURN-OFF TIME** (EXTERNAL C_{GATE} = 22nF, C_{BOARD} = 470 μ F) $(C_{BOARD} = 470 \mu F)$ vs. INPUT VOLTAGE 0.605 0N 0N ON COMPARATOR THRESHOLD (V) V_{GATE} 2V/div I_{LOAD} 1A/div VGATE I_{LOAD} 1A/div 0.603 RISING 2V/div 0 0 0.601 FALLING VOUT V_{OUT} 2V/div 0.599 2V/div 0.597 0 0 0.595 50µs/div 20µs/div 0 2 4 12 6 8 10 14 $V_{IN}(V)$ **ON-COMPARATOR THRESHOLD** UVLO THRESHOLD VOLTAGE vs. TEMPERATURE vs. TEMPERATURE **UVLO DELAY vs. TEMPERATURE** 0.6100 2.60 160 0.60075 0.6075 0.6050 0.6000 0.6000 0.6000 0.6000 0.5975 2.55 155 (N) 2.50 2.45 2.45 2.40 RISING VIN = 5V, 12V 12V UVLO DELAY (ms) $V_{IN} = 3V$ = 5V Vin 150 FALLING

FAST GATE DISCHARGE CURRENT (mA)

 $V_{IN} = 3$

-15

/VI/XI/VI

10 TEMPERATURE (°C)

35

60

0.5950

-40

FALLING

85


2 35

2.30

-40

-15

10



MAX4271/MAX4272/MAX4273

7

85

10

TEMPERATURE (°C)


35

60

MAX4271/MAX4272/MAX4273


_Typical Operating Characteristics (continued)


 $(V_{IN} = 5V, R_{SENSE} = 100m\Omega, C_{BOARD} = 47\mu$ F, T_A = +25°C, unless otherwise noted.)



Typical Operating Characteristics (continued)

(V_{IN} = 5V, R_{SENSE} = 100m Ω , C_{BOARD} = 47 μ F, T_A = +25°C, unless otherwise noted.)





Pin Description

	PIN		
MAX4271 MAX4272	MAX4273	NAME	FUNCTION
_	1	RTH	Current-Sense Threshold Setting Input. Connect a resistor from RTH to V _{IN} to set the fast comparator threshold. Bypass to V _{IN} with 0.1 μ F. Connect RTH to V _{IN} to disable both the fast comparator and current regulation at startup. Short RTH to GND for a 200mV threshold. See <i>Fast Comparator Threshold</i> section.
_	2	AUXVCC	Auxiliary Supply Input. Supply input for short-circuit switchover. To use this, connect a 1μ F capacitor from AUXVCC to GND; otherwise, leave floating. See <i>Auxiliary V_{CC}</i> section.
1	3	IN	Input Voltage. Connect to +2.7V to +13.2V supply; 15V absolute maximum voltage rating.
2	4	SENSE	Current-Sense Resistor Voltage Input. RSENSE is connected from IN to SENSE.
3	5	GATE	Gate Drive Output. Connect to gate of external N-channel pass transistor.
_	6	CEXT	External Gate Capacitance Connection. Connect a capacitor from CEXT to GATE to increase the gate charging time. This pin goes high impedance during a fast comparator fault for fast discharge.
	7	LLMON	Load Line Monitor. Connect to the source of the external N-channel MOSFET. The external FET is turned on only when the load voltage is less than 100mV.
4	8	GND	Ground
_	9	CTON	Startup Timer Input. Leave floating or connect the timing capacitor from CTON to GND. See <i>Startup and Retry Timers</i> section.
5	10	CSPD	Slow Comparator Speed Setting. Leave floating or connect the timing capacitor from CSPD to GND. See <i>Slow Comparator Response Time</i> section.

Pin Description (continued)

	PIN			
MAX4271 MAX4272	MAX4273	NAME	FUNCTION	
6	11	CTIM	Startup and Retry Timers Input. Controls the startup time and the autoretry time (32x startup time) in the MAX4272, only the autoretry time in the MAX4273, and only the startup time in the MAX4271. Leave floating or connect the timing capacitor from CTIM to GND. Connect to IN for latched mode (this prevents autoretry in MAX4273). See <i>Startup and Retry Timers</i> section.	
7	12	STAT	Status Output. High indicates startup completed with no fault (Table 1). STAT is an open-drain output.	
8	13	ON	ON Comparator Input. Connect high for normal operation; connect low to force the MOSFET off. Comparator threshold $V_{TH,ON} = 0.6V$ allows for precise control over shutdown feature. Pulse ON low for 20μ s min to unlatch after a fault (MAX4273 in latched mode, or MAX4271). Negative pulses are ignored during autoretry (MAX4273 in autoretry mode, or MAX4272). See <i>ON and Reset Comparators</i> section.	
	14	REF	1.2V Reference Output. Do not bypass with a capacitor to GND.	
	15	INC	Uncommitted Comparator Input. Controls OUTC.	
_	16	OUTC	Uncommitted Comparator Output. OUTC goes high 150ms after INC goes high. OUTC goes low immediately after INC goes low. OUTC is an open-drain output.	

_Detailed Description

The MAX4271/MAX4272/MAX4273 are circuit breaker ICs designed for hot-swap applications where a line card is inserted into a live backplane. Normally, when a line card is plugged into a live backplane, the card's discharged filter capacitors provide a low impedance that can momentarily cause the main power supply to collapse. The MAX4271/MAX4272/MAX4273 are designed to reside either in the backplane or in the removable card to provide inrush current limiting and short-circuit protection. This is achieved by using an external N-channel MOSFET, an external current-sense resistor, and two on-chip comparators. Figures 1 and 2 show the functional diagrams.

The timing and voltage levels for several critical parameters can be adjusted with external resistors, external capacitors, or by pin strapping. The timing components are optional; without them, the part is set to its nominal values, as shown in the *Electrical Characteristics*. The parameters that can be adjusted are:

- Current-limit threshold
- Slow comparator response time
- Startup timer
- Fast comparator threshold

- Autoretry timeout period (time the part is shut down after an overcurrent event)
- Fault management (latched/autoretry)
- Current overload threshold

Startup Mode

CTIM (MAX4271/MAX4272) or CTON (MAX4273) sets the startup period (see *Startup and Retry Timers*). The startup period begins after three conditions are met:

1) 150ms after V_{IN} exceeds the UVLO threshold (see *Over/Undervoltage Lockouts*)

AND

2) 10µs after V_{ON} >0.6V

AND

3) The device is no longer in retry mode.

During startup, the slow comparator is disabled and the inrush current can be limited in two ways:

1) Slow ramping of the current to the load by controlling the external MOSFET gate voltage

OR

2) Limiting the current to the load by regulating the voltage across the external current-sense resistor






Figure 1. MAX4271/MAX4272 Functional Diagram

Unlike other circuit breaker ICs, the MAX4271/ MAX4272/MAX4273 regulate the current to a preset level instead of completely turning off the external N-FET if an overcurrent condition occurs during startup.


In startup mode, the gate drive current is limited to 100 μ A and decreases with the increase of the gate voltage (see Gate Charge Current vs. Gate Voltage in the *Typical Operating Characteristics*). This allows the controller to slowly enhance the MOSFET. If the fast comparator detects an overcurrent, the gate voltage is momentarily discharged with a fixed 70 μ A current until the load current through the sense resistor (RSENSE) decreases below its threshold point. This effectively regulates the inrush current during startup. Figure 3 shows the startup period if no fault condition is present.

Normal Operation (DualSpeed/BiLevel)

In normal operation (after the startup timer has expired), protection is provided by turning off the external MOSFET when a fault condition is encountered. DualSpeed/BiLevel fault protection incorporates two comparators with different thresholds and response times to monitor the current:

- 1) **Slow comparator**. This comparator has an externally set response time (from 20µs to seconds) and a fixed 50mV threshold voltage. The slow comparator ignores low-amplitude momentary current glitches. After an extended overcurrent condition, a fault is generated and the MOSFET gate is slowly discharged.
- 2) Fast comparator. This comparator has a fixed 350ns response time and a 200mV threshold voltage (adjustable from 50mV to 750mV in MAX4273). The fast comparator turns off the MOSFET immediately after it detects a large amplitude event such as a short circuit.

MAX4271/MAX4272/MAX4273



M/X/M

In each case, when a fault is encountered, the status pin (STAT) goes low, and for the MAX4273, the device discharges the output voltage through a 1k Ω resistor from LLMON to GND. After a fault, the MAX4271 stays latched off and the MAX4272 enters retry mode, while the MAX4273 has selectable latched or retry mode. Figure 4 shows the waveforms of a fault condition.

BiLevel Fault Protection

Slow Comparator

The slow comparator is disabled at startup while the external MOSFET is turning on. This allows the part to ignore the higher-than-normal inrush current charging the board capacitors when a card is first plugged in.

If the slow comparator detects an overload condition while in normal operation (after startup is completed), it turns off the external MOSFET by discharging the gate capacitance with a 200µA current. The slow comparator threshold is set at 50mV and has a default delay of 20µs (CSPD floating), allowing it to ignore power-supply glitches and noise. The response time can be lengthened with an external capacitor at CSPD (Figure 10).

If the overcurrent condition is not continuous, then the duration above the threshold minus the duration below must be greater than $20\mu s$ (or the external programmed value) for the device to trip. When the current is above the threshold, CSPD is charged with a $6\mu A$ current source. A fault is detected when CSPD is charged to

the trip point of 1.2V. Therefore, a pulsing current with a duty cycle of 50% or greater (i.e., the current is above the threshold level > 50% of the time) is considered a fault condition even if it is never higher than the threshold for longer than the slow comparator's set response time.

The discharge rate depends on the N-FET gate capacitance and the external capacitance at GATE. In the MAX4273, CEXT remains connected and capacitance to this point has to be discharged by the same current. This increases the discharge time. Once the fault condition is detected, the STAT pin goes low and the device goes into retry or latched mode.

Fast Comparator

The fast comparator behaves differently according to the operating mode.

During startup, the fast comparator is part of a simple current regulator. When the sensed current is above the fast comparator threshold, the gate is discharged with a 70µA current source. When the sensed current drops below the threshold, the charge pump turns on again. The sensed current will rise and fall near the threshold due to the fast comparator and charge-pump propagation delay. The gate voltage will be roughly sawtooth shaped, and the load current will present a 20% ripple. The ripple can be reduced by adding a capacitor from GATE to GND.




Figure 3. Startup Waveforms




Figure 4. Response to a Fault Condition

If the sensed current is still high after the startup timer expires, the MOSFET gate is discharged completely as described below.

In normal operation (after startup), the fast comparator is used as an emergency off switch. If the load current reaches the fast comparator threshold, the device quickly forces the MOSFET off completely. This could happen in the event of a serious current overload or a dead short. The fast comparator has a 350ns response time and discharges GATE with a 1mA current. Given a 1000pF gate capacitance and 12V gate voltage, the MOSFET will be off in about 12µs. Any additional capacitance connected between GATE and GND to slow down the startup time also increases the turn-off time.

In the MAX4273, CEXT goes high impedance during the fast discharge. This reduces the effective capacitance on GATE if a capacitor is used between GATE and CEXT, and allows the MOSFET to quickly turn off. In turn, this allows adjustment of the MOSFET charging time without affecting the fast discharge rate, although it does affect the slow discharge rate.

The MAX4271/MAX4272 fast comparator threshold is set to four times the slow comparator threshold (i.e., 200mV). The MAX4273 fast comparator threshold is set to 200mV by connecting RTH to GND, is disabled by connecting RTH to IN, or is adjustable by an external resistor connected to IN (see *Fast Comparator Threshold (RTH)*).

Latched/Autoretry

The MAX4271 MOSFET driver stays latched off after a fault condition until it is reset by a negative-going pulse on the ON pin. The MAX4272 is periodically turned on after a fault condition with a timeout duration set by an external timing capacitor on CTIM. The MAX4273 has a selectable latched mode or retry mode. Connect CTIM to IN to set the device in latched mode, or use an external capacitor at CTIM to set the retry timeout.

Pulse ON low for 20µs (min) to restart after a fault (MAX4271/MAX4273 in latched mode). Negative pulses are ignored during autoretry (MAX4273 in autoretry mode, or MAX4272).

The capacitor on CTIM affects the MAX4272's retry timeout period (time the part is shut down after an overcurrent event) and the startup time (see the *Electrical Characteristics*). The retry timeout period is fixed at 32 times the startup time in order to minimize power dissipation in the external MOSFET in case of a short-circuit condition (see *MOSFET Thermal Considerations*). This is not an issue for parts latched off during a fault condition since they stay off until commanded on. The MAX4273 configured in retry mode has a separate startup timer capacitor (CTON) and retry timeout capacitor (CTIM). This allows the user to change the ratio between startup time and retry timeout period.

Status Output

The status output is an open-drain output that goes low under the following conditions:

- During the UVLO delay period
- In startup
- Forced off (ON <0.6V)
- In an overcurrent condition
- In the retry timeout period (or latched off, for the latched parts)

STAT is high only if the part is in normal mode and no faults are present (Table 1). Figure 5 shows the status (STAT) output timing diagram.

Over/Undervoltage Lockouts

The UVLO prevents the MAX4271/MAX4272/MAX4273 from turning on the external MOSFET until V_{IN} exceeds the lockout threshold (2.25V min) for 150ms. The UVLO protects the external MOSFET from insufficient gate drive voltage. The 150ms timeout ensures that the board is fully plugged into the backplane and that V_{IN}

IN UVLO DELAY PERIOD	PART IN STARTUP	ON PIN	OVERCURRENT CONDITION	PART IN RETRY-TIMEOUT PERIOD (OR LATCHED OFF DUE TO OVERCURRENT CONDITION)	STAT PIN (STATUS)
Yes	Х	Х	Х	Х	Low
Х	Yes	Х	Х	Х	Low
X	Х	Low	Х	Х	Low
Х	Х	Х	Yes	Х	Low
Х	Х	Х	Х	Yes	Low
No	No	High	No	No	High

Table 1. Status Output Truth Table





is stable. Any input voltage transient at IN below the UVLO threshold will reset the device and initiate a startup sequence.

These devices also have an overvoltage lockout (OVLO) feature that prevents the device from restarting after a fault condition if the discharge has not been completed. V_{GATE} has to be discharged to below 0.1V. Additionally, the MAX4273 LLMON pin discharges the load line with a 1k Ω pulldown and prevents startup until the load voltage is below 0.1V.

Since the MAX4271/MAX4272 do not monitor the output voltage, a startup sequence can be initiated while the board capacitance is still charged.

A large board capacitance or a short startup period may prevent the MAX4272 from charging completely in one startup period. The MAX4272 responds to these conditions by charging the capacitor with bursts defined by a toN duty cycle and a period of toN + tRETRY. The charging will be complete after several retries unless the resistive load or current load excessively discharges the board capacitance during the retry timeout. This feature applies to the MAX4273 if LLMON is left floating or is connected to GND. To prevent multiple charging bursts, ensure that the toN timer exceeds the minimum time required to complete the charge of the board capacitance (see *Component Selection*).

Gate Overvoltage Protection

New-generation MOSFETs have an absolute maximum rating of $\pm 8V$ for the gate-to-source voltage (V_{GS}). To protect these MOSFETs, the MAX4271/MAX4272 limit the gate-to-drain voltage (the MAX4273 limits the gate-to-source voltage) to +7.5V with an internal zener diode. No protection is provided for negative V_{GS} (MAX4271/MAX4272). If GATE can be discharged to ground faster than the output voltage, an external small-signal protection diode (D1) can be used, as shown in Figure 6. The MAX4273 has the protection diode internal.




Figure 5. Status (STAT) Output Timing Diagram

_Applications Information

Component Selection

N-Channel MOSFET

Select the external N-channel MOSFET according to the application's current level. Table 2 lists some recommended components. The MOSFET's on-resistance (R_{DS(ON)}) should be chosen low enough to have a minimum voltage drop at full load to limit the MOSFET power dissipation. High R_{DS(ON)} can cause output ripple if the board has pulsing loads or triggers an external undervoltage reset monitor at full load. Determine the device power-rating requirement to accommodate a short circuit on the board at startup with the device




Figure 6. External Gate-Source Protection

Table 2. Recommended N-Channel MOSFETs

PART NUMBER	MANUFACTURER	DESCRIPTION
IRF7413		11mΩ, 8 SO, 30V
IRF7401	International Rectifier	$22m\Omega$, 8 SO, 20V
IRL3502S	Heetinei	6mΩ, D2PAK, 20V
MMSF3300		$20\mathrm{m}\Omega$, 8 SO, 30V
MMSF5N02H	Motorola	$30m\Omega$, 8 SO, 20V
MTB60N05H		14mΩ, D2PAK, 50V
FDS6670A		10mΩ, 8 SO, 30V
NDS8426A	Fairchild	13.5m Ω , 8 SO, 20V
FDB8030L		4.5m Ω , D2PAK, 30V

configured in automatic retry mode (see *MOSFET Thermal Considerations*).

Using the MAX4271/MAX4273 in latched mode allows the consideration of MOSFETs with higher RDS(ON) and lower power ratings. A MOSFET can typically withstand single-shot pulses with higher dissipation than the specified package rating. Low MOSFET gate capacitance is not necessary since the inrush current limiting is achieved by limiting the gate dv/dt. Table 3 lists some recommended manufacturers and components.

Sense Resistor

The slow comparator threshold voltage is set at 50mV. Select a sense resistor that causes a 50mV voltage drop at a current level above the maximum normal operating current; typically, set the overload current at 1.2 to 1.5 times the nominal load current. The fast comparator threshold is typically set at 200mV. This will set the fault current limit at four times the overload current limit. The MAX4273 fast comparator threshold can be set between 50mV and 750mV; see Table 4 for a detailed listing.

Choose the sense resistor power rating according to the device configuration. If no retry mode is selected, $P_{RSENSE} = (I_{OVERLOAD})^2 \times R_{SENSE}$; if retry is selected, then $P_{RSENSE} = (I_{FAULT})^2 \times R_{SENSE} \times (t_{ON}/t_{RETRY})$.

Fast Comparator Threshold (RTH) (MAX4273)

The fast comparator threshold is determined by the external resistor connected at RTH. To select threshold voltages between 50mV and 750mV, use resistor values between $5k\Omega$ and $75k\Omega$ according to Figure 7.

Resistor values between 200 Ω and 5k Ω are not recommended. Setting the threshold voltage of the fast comparator below 50mV will effectively override the slow comparator operation. The MAX4273 fast comparator can be disabled by shorting the RTH pin to VIN (VIN - 25mV or less). Ground RTH to set the threshold to 200mV internally.

Startup and Retry Timers (CTIM, CTON)

The startup (t_{START}) and retry (t_{RETRY}) timers are determined by the capacitors connected at CTIM and CTON. The capacitor connected to CTIM has two functions for the three devices as follows:

DEVICE	CTIM FUNCTION
MAX4271	Startup time
MAX4272	Startup time and sets retry timer
MAX4273	Sets retry timer

COMPONENT	MANUFACTURER	PHONE	WEB
Sanaa Dagiatara	Dale-Vishay	402-564-3131	www.vishay.com
Sense Resistors	IRC	704-264-8861	www.irctt.com
	Fairchild	888-522-5372	www.fairchildsemi.com
MOSFETS	International Rectifier	310-322-3331	www.irf.com
	Motorola	602-244-3576	www.mot-sps.com/ppd/

Table 3. Component Manufacturers

Table 4. Current Levels vs. RSENSE

R _{SENSE} (mΩ)	PART NUMBER	OVERLOAD THRESHOLD SET BY SLOW COMPARATOR (A)	FAULT CURRENT THRESHOLD SET BY FAST COMPARATOR (A)
10	MAX4271/MAX4272	5	20
10	MAX4273	5	5 to 75
50	MAX4271/MAX4272	1	4
50	MAX4273	1	1 to 15
100	MAX4271/MAX4272	0.5	2
100	MAX4273	0.5	0.5 to 7.5

CTON determines the maximum time allowed to complete turn-on for the MAX4273. The default values for turn-on time (t_{ON}) and t_{RETRY} are chosen by leaving these pins floating; they are 10µs and 320µs, respectively. These are also the minimum values (not controlled and dependent on stray capacitance). Longer timings are determined by the size of the capacitor according to Figure 8, and can be determined in Table 5, which lists the startup and retry timing parameters.

Set the t_{ON} timer long enough to allow for the MOSFET to be enhanced and the load capacitor to be charged completely .

There are two ways of completing the startup sequence. **Case A** describes a startup sequence that does not use the current-limiting feature and slowly turns on the MOS-FET by limiting the gate dv/dt. **Case B** uses the current-limiting feature and turns on the MOSFET as fast as possible while still preventing a high inrush current.




Figure 7. Fast Comparator Threshold vs. RTH

Case A. Startup Without Current Regulation

There are three ways to turn on the MOSFET without reaching the fast comparator current limit:

- 1) If the board capacitance is small, the inrush current is low.
- 2) If the gate capacitance is high, the MOSFET turns on slowly.
- 3) The fast comparator can be disabled (MAX4273 only).

In all three cases, ton is determined only by the charge required to enhance the MOSFET. Effectively, the small gate-charging current limits the output voltage dv/dt. This time can be extended by connecting an external capacitor between GATE and GND (MAX4271/ MAX4272) (Figure 9) or between GATE and CEXT (MAX4273). The turn-on time is dominated by the external gate capacitance if this value is considerably higher than the MOSFET gate capacitance. Table 6 shows the timing required to enhance the recommended MOSFET with or without the external capacitor; Figure 3 shows the related waveforms and timing diagrams. (See Time to Charge Gate vs. CGATE and Startup Time with CBOARD = 0 in the *Typical Operating Characteristics*.) Remember that a high gate capacitance also increases the turn-off time (tOFF), except in the case of a MAX4273 fast fault.

If an external gate capacitor is not used, Rs is not necessary. Rs prevents MOSFET self-oscillations that can occur when C_GATE is high while C_BOARD is low.

Electrical characteristics as specified by the manufacturer's data sheet are:

FDS6670A: C_{ISS} = 3200pF, Q_T(MAX) = 50nC, R_{DS(ON)} = 8.2m\Omega

IRF7401: CISS = 1600pF, $Q_T(MAX) = 48nC$, $R_{DS(ON)} = 22m\Omega$

MMSF5N03HD: C_{ISS} = 1200pF, $Q_T(MAX) = 21nC$, $R_{DS(ON)} = 40m\Omega$

Table 5. Startup a	nd Retry Timing	Parameters
--------------------	-----------------	------------

DADT		ton		TRETRY		
PART	DEFAULT (µs)	EFAULT (μs) EXTERNALLY SET DEFAULT (μs) EXTERNAL		EXTERNALLY SET		
MAX4271	10	t _{ON} (ms) = 0.31 x CTIM (nF)		No retry available		
MAX4272	10	t _{ON} (ms) = 0.31 x CTIM (nF)	320	t _{RETRY} (ms) = 32 x t _{ON} = 10 x CTIM (nF)		
MAX4273*	10	t _{ON} (ms) = 0.31 x CTON (nF)	320	t _{RETRY} (ms) =10 x CTIM (nF)		

*MAX4273 retry feature disabled by connecting CTIM to $\ensuremath{\mathsf{V}_{\text{IN}}}$.

DEVICE	CGATE	MOSFET t _{ON} (ms)		MOSFET t _{OFF} (ms)			
BEVICE	(nF)	V _{IN} = 3V	V _{IN} = 5V	V _{IN} = 12V	V _{IN} = 3V	V _{IN} = 5V	V _{IN} = 12V
Fairchild FDS6670A	0	0.22	0.16	0.19	0.07	0.13	0.145
	22	2.3	2	3.2	0.54	1.1	1.95
International Rectifier	0	0.175	0.130	0.16	0.075	0.13	0.16
IRF7401	22	1.9	1.8	3.5	0.54	1.1	2.0
Motorola MMSF5N03HD	0	0.101	0.074	0.073	0.033	0.067	0.085
	22	2.0	1.8	3.2	0.470	1.0	1.95

Table 6. "No-Overcurrent" Turn-On Timing (Startup Without Current Limit)




Figure 8. Startup and Retry Timeout

Case B. Startup With Current Regulation

In applications where the board capacitance (C_{BOARD}) at V_{OUT} is high, the inrush current causes a voltage drop across R_{SENSE} that exceeds the fast comparator threshold (V_{FC,TH}). In this case, the current charging C_{BOARD} can be considered constant and the turn-on time is determined by:

ton = CBOARD × VIN / IFAST,SET

where the maximum load current IFAST,SET = VFC,TH / RSENSE. Figure 3 shows the waveforms and timing diagrams for a startup transient with current regulation. (See Startup Time ($C_{BOARD} = 470\mu$ F) in the *Typical Operating Characteristics*.) When operating under this condition, an external gate capacitor is not required. Adding an external gate capacitor at GATE to GND reduces the regulat-




Figure 9. Operation with an External Capacitor

ed current ripple but increases t_{OFF} by increasing the gate delay (t_d) (Figure 4).

The actual startup time is determined by the longer of the two timings of Case A and Case B. Set the startup timer t_{START} at $2 \times t_{ON}$ to guarantee enough time for the output voltage to settle; also take into consideration device parameter variation.

Retry

The retry timer defines the dead time before the IC tries to restart a startup sequence following a fault detection. This feature is available on the MAX4272/MAX4273.

Before selecting the retry timer value, determine how long a temporary high-current fault condition may be present. In the event of a permanent fault, the automatic retry will effectively force current pulses through the



MOSFET with a duty cycle equal to tON/tRETRY and with a current equal to IFAST,SET. Therefore, particular care has to be taken when choosing between immediate retry and board space needed to manage the power dissipation capabilities of the MOSFET (see *Thermal Considerations*). The duty cycle is fixed to 1/32 for the MAX4272, but can be varied in the MAX4273 by choosing CTIM and CTON independently.

Additional External Gate Capacitance (CEXT)

An external gate capacitance can be connected at GATE. This increases the time required to enhance the MOSFET and further limits the output rise time. In the MAX4271/MAX4272, connect the external capacitor between GATE and GND. In the MAX4273, the external capacitor can be connected between GATE and CEXT or GND. If the capacitor is connected to CEXT, it is discharged to ground during a slow comparator fault but it is left floating during a fast comparator fault; this allows the device to turn off the external MOSFET faster during critical faults. (CEXT is biased at VIN; therefore, use a nonpolarized capacitor). Capacitance connected from GATE to CEXT does little to decrease the regulated current ripple. Add a small capacitor (5nF) from GATE to GND. See the charging and discharging time vs. CGATE graphs in the Typical Operating Characteristics.

Slow Comparator Response Time (CSPD)

The slow comparator threshold is set at 50mV, and its response time is determined by the external capacitor connected to CSPD (Figure 10).

A minimum response time of 20µs (typ) is achieved by leaving this pin floating. This time is determined internally and is not affected by stray capacitance at CSPD (up to 100pF).




Figure 10. Slow Comparator Response Time vs. CSPD

Set the slow comparator response time to be longer than the normal operation load transients (see *Slow Comparator*).

ON and Reset Comparators

The ON comparator controls the ON/OFF function of these devices. The ON comparator is a precision voltage comparator that can be used for temperature monitoring or as an additional UVLO (Figure 11). The MAX4273 also features an uncommitted delayed comparator. This comparator can be used for voltage monitoring, power sequencing, or for generating a power-on reset signal for on-card microprocessors (Figure 12). Both comparator threshold voltages are set at $V_{REF/2} = 0.6V$ with a 3mV (typ) hysteresis.

The uncommitted comparator OUTC output is an opendrain output, and it is asserted low when its input voltage (INC) is below the threshold voltage. It goes into a high-impedance state 150ms after the voltage has risen above the threshold. The delay for negative-going edges is $10\mu s$.

Figure 13 shows the MAX4273 used to monitor precisely the temperature of an external device such as the MOSFET. This configuration uses the uncommitted comparator to set the UVLO at a higher level by running its output into the ON comparator's input.

The ON comparator initiates startup when its input voltage (V_{ON}) rises above the threshold voltage and turns off the MOSFET when the voltage falls below the threshold. The propagation delay is 10µs going high or low. The ON comparator is also used to reset the MAX4271/MAX4273 (when CTIM = V_{IN}) after a fault condition (see *Latched/Autoretry*).




Figure 11. Temperature Monitoring and Protection




Figure 12. Power-On Reset




Figure 13. Power-On Reset and Temperature

The ON and INC comparator inputs and the STAT and OUTC can be pulled to voltages up to 14V independently of V_{IN} , thus allowing parts to be daisy-chained and not be turned on through the internal protection diodes. In some applications, it is useful to use connectors with staggered leads. In Figure 14, the ON pin forces the removable board to be powered up only when all connections are made.

Auxiliary Vcc

The auxiliary V_{CC} is available on the MAX4273 and is used to sustain the input voltage required for the device to operate during a short-circuit condition on the board. When a short occurs, the main system power supply could collapse and the MAX4273 will not have enough voltage to keep the gate drive operational and turn off the external MOSFET. If the fault is not removed, the system could remain in a sustained short-circuit state.

Connect a 1µF capacitor from the AUXVCC pin to GND. This capacitor will deliver the necessary energy to the




Figure 14. Fail-Safe Connector

gate drive until the MOSFET is turned off and the main supply recovers. The $1\mu F$ capacitor is charged from V_{IN} through an internal switch during normal operation.

Maximum Load Capacitance

The MAX4271/MAX4272/MAX4273 can be used on the backplane to regulate current upon insertion of a removable card (Figure 16). This allows multiple cards with different input capacitance to be inserted into the same slot even if the card doesn't have on-board hot-swap protection.

The MAX4271/MAX4272/MAX4273 current-limiting feature is active during the startup period set by CTIM. The startup period can be triggered if $V_{\rm IN}$ is connected to ON through a trace on the card. Once t_{START} has expired (timed out), the load capacitance has to be charged or a fault condition is detected. To ensure startup with a fixed CTIM, t_{START} has to be longer than the time required to charge the board capacitance. The maximum load capacitance is calculated as follows:

CBOARD < tSTART × IFAST,SET / VIN

Input Transients

The voltage at V_{IN} must be above the UVLO during inrush and fault conditions. When a short condition occurs on the board, the fault current can be higher than the fast comparator current limit. The gate voltage






Figure 15. Adjustable Undervoltage Lockout and Output Voltage Reset Generator

is discharged immediately, but note that the MOSFET is not completely off until V_{GS} < V_{TH}. If the main system power supply collapses below UVLO, the MAX4271/MAX4272/MAX4273 will force the device to restart in startup mode with a 150ms delay once the supply has recovered. The main system power supply must be able to deliver this fault current without excessive voltage drop.

The MOSFET is turned off in a very short time; therefore, the resulting dv/dt can be considerable. The backplane delivering the power to the external card must have a fairly low inductance to limit the voltage transients caused by the removal of a fault. Bypassing the input with a small capacitor alleviates false UVLO trips due to these transients.

MOSFET Thermal Considerations


During normal operation, the MOSFET dissipates little power, it is fully turned on, and its R_{DS(ON)} is minimal. The power dissipated in normal operation is P_D = $I_{LOAD}^2 \times R_{DS(ON)}$. A considerable amount of power is dissipated during the startup and turn-off transients. The design must take into consideration the worst-case scenario of a continuous short-circuit fault present on the board. Two cases need to be considered:

- 1) The single turn-on with the device latched after a fault (when using MAX4271 or MAX4273 in latched mode)
- 2) The continuous automatic retry (when using the MAX4272 or MAX4273 in retry mode)

Use the following equation to calculate the maximum transient thermal resistance (in $^{\circ}C/W$) required for an output short to ground:

 $Z_{\theta JA}$ (max) = (T_{JMAX} - T_A) / (V_{IN} × I_{FAST, SET})

REMOVABLE CARD WITH NO HOT-INSERTION BACKPLANE . PROTECTION • • VOUT • CBOARD SENSE IN GATE /M/IXI/M MAX4271 • . MAX4272 CTIM • • į MAX4273 ΩN • • • ⋛



MOSFET manufacturers typically include curves for the transient thermal resistance, $Z_{\theta JA}$, of the package (Figure 17). Find the thermal impedance of the MOS-FET by using tSTART as the pulse duration and by choosing the single pulse curve for latched mode parts or by choosing the duty cycle = 0.03 curve for the MAX4272 (the duty cycle is fixed at 32:1). If the $Z_{\theta JA}$ required is less than that of the package, reduce tSTART, reduce IFAST,SET, use a heatsink on the MOS-FET, or choose one with better thermal characteristics.






Figure 17. Example Curves (from IRF7413A) for Maximum Effective Transient Thermal Impedance, Junction to Ambient

For the MAX4273 in retry mode, the duty cycle can be adjusted. Use the MOSFET $Z_{\theta JA}$ curve and the tSTART pulse duration to choose a maximum duty cycle, D. Calculate the retry time:

tRETRY = tSTART / D

Use Figure 8 to determine CTIM given tRETRY.

Design Procedure (MAX4273)

GIVEN:

- Hot-swap 5V supply to a 1000µF card
- MOSFET IRF7413A: R_{DS(on)} = 0.0135Ω
- Operating current = 4A
- Overload current = 5A
- System current limit = 10A
- Retry enabled

PROCEDURE:

- 1) Select the current sense resistor:
 - Slow comparator threshold = 50mV

Overload current = 5A

Current-sense resistor value = $50 \text{mV/5A} = 10 \text{m}\Omega$

The device will initiate a slow fault if the load current is greater than 5A for longer than 20µs after startup.

2) Set fast comparator threshold (RTH).

The MOSFET pulsed drain current limit is 58A. Another consideration for setting the current limit is the system requirement. Systems may glitch if 58A load transients are present. For this example, the load transient will be limited to 10A:

System current limit = 10A

Current-sense resistor = $10m\Omega$

Fast comparator threshold = $10m\Omega \times 10A = 100mV$ Select RTH from Figure 7, RTH = $10k\Omega$

3) Set Startup timer.

Startup current = System current limit = 10A

 $V_{IN} = 5V$

 $C_{BOARD} = 1000 \mu F$

 $t_{ON} = 1000 \mu F \times 5 V / 10 A = 500 \mu s$

Give a factor of 2 guardband on the startup timer.

 $t_{START} = 2 \times t_{ON} = 1.0 ms$

From Figure 8, CTON = 3000pF.

4) Select Retry Timeout.

 $V_{IN} = 5V.$ $I_{MAX} = 10A.$

MAX = 10A.

Peak junction temperature, $T_J = 150^{\circ}C_J$

Peak ambient temperature, $T_A = 85^{\circ}C_A$



Calculate the MOSFET thermal resistance required for a short to ground.

 $Z_{0,JA} = (150^{\circ}\text{C} - 85^{\circ}\text{C}) / (5\text{V} \times 10\text{A}) = 1.30^{\circ}\text{C/W}$

Using tSTART = 1ms as the pulse duration, use Figure 17 to select a duty cycle. The duty cycle should be about 0.01 or less. This implies tRETRY = tSTART / 0.01 = 100ms. From Figure 8, CTIM = 10nF.





Figure 18. Kelvin Connections for the Current-Sense Resistors

Layout Considerations

To take full tracking advantage of the switch response time to an output fault condition, it is important to keep all traces as short as possible and to maximize the high-current trace dimensions to reduce the effect of undesirable parasitic inductance. Place the MAX4271/ MAX4272/MAX4273 close to the card's connector. Use a ground plane to minimize impedance and inductance. Minimize the current-sense resistor trace length (<10mm), and ensure accurate current sensing with Kelvin connections (Figure 18).


When the output is short circuited, the voltage drop across the external MOSFET becomes large. Hence, the power dissipation across the switch increases, as does the die temperature. An efficient way to achieve good power dissipation on a surface-mount package is to lay out two copper pads directly under the MOSFET package on both sides of the board. Connect the two pads to the ground plane through vias, and use enlarged copper mounting pads on the top side of the board.



Pin Configurations


Package Information

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to **www.maxim-ic.com/packages**.)



Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to **www.maxim-ic.com/packages**.)



Revision History

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	4/00	Initial release	—
1	7/00	Removed future product designation for MAX4273	1
1a	4/01	Updated footer	1
2	12/07	Included Package codes in Ordering Information table, Updated Note 5 and Package Outlines	1, 4, 24

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600

© 2007 Maxim Integrated Products

is a registered trademark of Maxim Integrated Products, Inc.

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Analog Devices Inc.: MAX4271ESA+ MAX4271ESA+T