# Quad, Rail-to-Rail, Fault-Protected, SPST Analog Switches 

## General Description

The MAX4511/MAX4512/MAX4513 are quad, single-pole/single-throw (SPST), fault-protected analog switches. They are pin-compatible with the industry-standard nonprotected DG201/DG202/DG213. These new switches feature fault-protected inputs and Rail-to-Rail ${ }^{\circledR}$ signal handling capability. The normally open (NO_) and normally closed (NC_) terminals are protected from overvoltage faults up to 36 V during power-up or power-down. During a fault condition, the $\mathrm{NO}_{-}$or $\mathrm{NC}_{-}$ terminal becomes an open circuit and only nanoamperes of leakage current flow from the source, but the switch output (COM_) furnishes up to 10 mA of the appropriate polarity supply voltage to the load. This ensures unambiguous rail-to-rail outputs when a fault begins and ends.

On-resistance is $175 \Omega$ max and is matched between switches to $10 \Omega$ max. The off-leakage current is only 0.5 nA at $+25^{\circ} \mathrm{C}$ and 10 nA at $+85^{\circ} \mathrm{C}$.

The MAX4511 has four normally closed switches. The MAX4512 has four normally open switches. The MAX4513 has two normally closed and two normally open switches.
These CMOS switches can operate with dual power supplies ranging from $\pm 4.5 \mathrm{~V}$ to $\pm 18 \mathrm{~V}$ or a single supply between +9 V and +36 V .
All digital inputs have +0.8 V and +2.4 V logic thresholds, ensuring both TTL- and CMOS-logic compatibility when using $\pm 15 \mathrm{~V}$ or a single +12 V supply.

Applications

| ATE Equipment | Avionics |
| :--- | :--- |
| Data Acquisition | Redundant/Backup |
| Industrial and Process- | Systems |
| Control Systems |  |

Ordering Information

| PART | TEMP RANGE | PIN-PACKAGE |
| :--- | :--- | :--- |
| MAX4511CPE | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 16 Plastic DIP |
| MAX4511CSE | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 16 Narrow SO |
| MAX4511CUE | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 16 TSSOP |
| MAX4511C/D | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | Dice |
| MAX4511EPE | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16 Plastic DIP |
| MAX4511ESE | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16 Narrow SO |
| MAX4511EUE | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16 TSSOP |
| MAX4511MJE | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 16 CERDIP |

Ordering Information continued at end of data sheet.
*Contact factory for dice specifications.
Rail-to-Rail is a registered trademark of Nippon Motorola, Ltd.
Features

- $\pm 40 \mathrm{~V}$ Fault Protection with Power Off $\pm 36 \mathrm{~V}$ Fault Protection with $\pm 15 \mathrm{~V}$ Supplies
- All Switches Off with Power Off
- Rail-to-Rail Signal Handling
- Output Clamped to Appropriate Supply Voltage During Fault Condition; No Transition Glitch
- $175 \Omega$ max Signal Paths with $\pm 15 \mathrm{~V}$ Supplies
- No Power-Supply Sequencing Required
$\pm 4.5 \mathrm{~V}$ to $\pm 18 \mathrm{~V}$ Dual Supplies
+9 V to +36 V Single Supply
- Low Power Consumption, <2mW
- Four Separately Controlled SPST Switches
- Pin-Compatible with Industry-Standard DG411/DG412/DG413, DG201/DG202/DG213
- TTL- and CMOS-Compatible Logic Inputs with Single +9 V to +15 V or $\pm 15 \mathrm{~V}$ Supplies

Pin Configurations/ Functional Diagrams/Truth Tables

## TOP VIEW



| MAX4511 |  |
| :---: | :---: |
| LOGIC | SWITCH |
| 0 | ON |
| 1 | OFF |

N.C. = NOT CONNECTED

SWITCHES SHOWN FOR LOGIC "O" INPUT.
ALL SWITCHES ARE OFF WITH POWER REMOVED
Continued at end of data sheet.

# Quad, Rail-to-Rail, Fault-Protected, SPST Analog Switches 

## ABSOLUTE MAXIMUM RATINGS



| Continuous Power Dissipation ( $\left.\mathrm{T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}\right)($ Note 2) |  |
| :---: | :---: |
| Plastic DIP (derate $10.53 \mathrm{~mW} / /^{\circ} \mathrm{C}$ above $+70^{\circ} \mathrm{C}$ ) | ) ..........842mW |
| Narrow SO (derate $8.70 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $+70^{\circ} \mathrm{C}$ ) . | 696 mW |
| TSSOP (derate $9.4 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $+70^{\circ} \mathrm{C}$ ) | 754.7 mW |
| CERDIP (derate $10.00 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $+70^{\circ} \mathrm{C}$ ) | 800 mW |
| Operating Temperature Ranges |  |
| MAX451_C_E | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| MAX451_E_E | . $40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| MAX451_MJE | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Storage Temperature Range ..........................-65 ${ }^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |  |
|  |  |

Note 1: $C O M \_$and $I N \_$pins are not fault protected. Signals on $C O M \_$or $I N \_$exceeding $V+$ or $V$ - are clamped by internal diodes. Limit forward diode current to maximum current rating.
Note 2: NC_ and NO_ pins are fault protected. Signals on NC_ or NO_ exceeding -36 V to +36 V may damage the device. These limits apply with power applied to $\mathrm{V}+$ or $\mathrm{V}-$, or $\pm 40 \mathrm{~V}$ with $\mathrm{V}+=\mathrm{V}-=0$.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## ELECTRICAL CHARACTERISTICS—Dual Supplies

$\left(\mathrm{V}+=+15 \mathrm{~V}, \mathrm{~V}-=-15 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}\right.$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$. $)$

| PARAMETER | SYMBOL | CONDITIONS | $\mathrm{T}_{\mathrm{A}}$ | MIN | $\begin{gathered} \text { TYP } \\ \text { (Note 3) } \end{gathered}$ | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ANALOG SWITCH |  |  |  |  |  |  |  |
| Fault-Protected Analog Signal Range | $\mathrm{V}_{\text {NO_ }}, \mathrm{V}_{\text {NC_ }}$ | Applies with power on or off (Note 2) | C, E, M | -36 |  | 36 | V |
| Fault-Free Analog Signal Range | $\mathrm{V}_{\text {NO_ }}, \mathrm{V}_{\text {NC_ }}$ | Applies with power on or off (Note 2) | C, E, M | V- |  | V+ | V |
| Non-Protected Analog Signal Range (COM_ Output) | VCOM_ | Applies with power on or off (Note 1) | C, E, M | V- - 0.3 |  | V+ + 0.3 | V |
| COM_ -NO_ or COM_-NC_ On-Resistance | Ron | $\mathrm{V}_{\text {COM }}= \pm 10 \mathrm{~V}, \mathrm{ICOM}_{-}=1 \mathrm{~mA}$ | $+25^{\circ} \mathrm{C}$ |  | 125 | 160 | $\Omega$ |
|  |  |  | C, E |  |  | 200 |  |
|  |  |  | M |  |  | 250 |  |
| COM_ -NO_ or COM_-NC_ On-Resistance Match Between Channels (Note 4) | $\triangle \mathrm{RON}$ | $\mathrm{V}_{\text {COM }}= \pm 10 \mathrm{~V}, \mathrm{ICOM}_{-}=1 \mathrm{~mA}$ | $+25^{\circ} \mathrm{C}$ |  | 3 | 6 | $\Omega$ |
|  |  |  | C, E |  |  | 10 |  |
|  |  |  | M |  |  | 15 |  |
| NO_ or NC_ Off Leakage Current (Note 5) | INO_(OFF), INC_(OFF) | $\begin{aligned} & \mathrm{V}_{\mathrm{COM}}^{-}= \pm 14 \mathrm{~V} ; \\ & \mathrm{V}_{\mathrm{NO}_{-},} \mathrm{V}_{\mathrm{COM}}=\mp 14 \mathrm{~V} \end{aligned}$ | $+25^{\circ} \mathrm{C}$ | -0.5 | 0.01 | 0.5 | nA |
|  |  |  | C, E | -10 |  | 10 |  |
|  |  |  | M | -200 |  | 200 |  |
| COM_ Off Leakage Current (Note 5) | ICOM_(OFF) | $\begin{aligned} & \mathrm{VCOM}_{-}= \pm 14 \mathrm{~V} ; \\ & \mathrm{V}_{\text {NO_ }}, \mathrm{V}_{\mathrm{COM}}=\mp 14 \mathrm{~V} \end{aligned}$ | $+25^{\circ} \mathrm{C}$ | -0.5 | 0.01 | 0.5 | nA |
|  |  |  | C, E | -10 |  | 10 |  |
|  |  |  | M | -200 |  | 200 |  |
| COM_ On Leakage Current (Note 5) | ICOM_(ON) | $\mathrm{V}_{\text {COM }}= \pm 14 \mathrm{~V}$ | $+25^{\circ} \mathrm{C}$ | -0.5 | 0.01 | 0.5 | nA |
|  |  |  | C, E | -20 |  | 20 |  |
|  |  |  | M | -400 |  | 400 |  |

# Quad, Rail-to-Rail, Fault-Protected, SPST Analog Switches 

## ELECTRICAL CHARACTERISTICS—Dual Supplies (continued)

$\left(\mathrm{V}+=+15 \mathrm{~V}, \mathrm{~V}-=-15 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}\right.$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$. $)$

| PARAMETER | SYMBOL | CONDITIONS | TA | MIN | $\begin{gathered} \text { TYP } \\ \text { (Note 3) } \end{gathered}$ | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| FAULT ( $\mathrm{V}+=+15 \mathrm{~V}, \mathrm{~V}-=-15 \mathrm{~V}$, unless otherwise noted.) |  |  |  |  |  |  |  |
| COM_ Output Leakage Current, Supplies On | ICOM | $\mathrm{V}_{\text {NO_ }}$ or $\mathrm{V}_{\text {NC_ }}= \pm 33 \mathrm{~V}$ | $+25^{\circ} \mathrm{C}$ | -10 |  | 10 | nA |
|  |  |  | C, E | -200 |  | 200 |  |
|  |  |  | M | -1 |  | 1 | $\mu \mathrm{A}$ |
| NO_ or NC_ Off Input Leakage Current, Supplies On | ${ }^{\prime} \mathrm{NO}_{-}$, ${ }^{\text {N }}$ C_ | $\begin{aligned} & \mathrm{V}_{\mathrm{NO}_{-}} \text {or } \mathrm{V}_{\mathrm{NC}_{-}}= \pm 25 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{COM}_{-}}=\mp 10 \mathrm{~V} \end{aligned}$ | $+25^{\circ} \mathrm{C}$ | -20 |  | 20 | nA |
|  |  |  | C, E | -200 |  | 200 |  |
|  |  |  | M | -10 |  | 10 | $\mu \mathrm{A}$ |
| NO_ or NC_ Input Leakage Current, Supplies Off | ${ }^{\text {INO_, }}$ INC_ | $\begin{aligned} & \mathrm{V}_{\text {NO_ }} \text { or } \mathrm{V}_{\text {NC_ }}= \pm 40 \mathrm{~V}, \\ & \mathrm{~V}+=0, \mathrm{~V}-=0 \end{aligned}$ | $+25^{\circ} \mathrm{C}$ | -20 | 0.1 | 20 | nA |
|  |  |  | C, E | -200 |  | 200 |  |
|  |  |  | M | -10 |  | 10 | $\mu \mathrm{A}$ |
| COM_ On Output Current, Supplies On | ICOM_ | $\mathrm{V}_{\text {NO_ }}$ or $\mathrm{V}_{\text {NC- }}=33 \mathrm{~V}$ | $+25^{\circ} \mathrm{C}$ | 8 | 11 | 13 | mA |
|  |  | $\mathrm{V}_{\text {NO_ }}$ or $\mathrm{V}_{\text {NC_ }}=-33 \mathrm{~V}$ |  | -12 | -10 | -7 |  |
| COM_ On Output Resistance, Supplies On | RCOM_ | $\mathrm{V}_{\text {NO_ }}$ or $\mathrm{V}_{\text {NC_ }}= \pm 33 \mathrm{~V}$ | $+25^{\circ} \mathrm{C}$ |  | 1 | 2.5 | k $\Omega$ |
|  |  |  | C, E, M |  |  | 3 |  |
| LOGIC INPUT |  |  |  |  |  |  |  |
| IN_ Input Logic Threshold High | VIN_H |  | C, E, M |  | 1.9 | 2.4 | V |
| IN_ Input Logic Threshold Low | VIN_L |  | C, E, M | 0.8 | 1.9 |  | V |
| IN_ Input Current Logic High or Low | linh_, IINL | $\mathrm{V} \mathrm{N}_{-}=0.8 \mathrm{~V}$ or 2.4 V | $+25^{\circ} \mathrm{C}$ | -1 | 0.03 | 1 | $\mu \mathrm{A}$ |
|  |  |  | C, E, M | -5 |  | 5 |  |
| SWITCH DYNAMIC CHARACTERISTICS |  |  |  |  |  |  |  |
| Turn-On Time | ton | $\mathrm{V}_{\mathrm{COM}}^{-}= \pm 10 \mathrm{~V}, \mathrm{R}_{\mathrm{L}_{-}}=2 \mathrm{k} \Omega,$ <br> Figure 2 | $+25^{\circ} \mathrm{C}$ |  | 350 | 500 | ns |
|  |  |  | C, E |  |  | 600 |  |
|  |  |  | M |  |  | 900 |  |
| Turn-Off Time | toff | $\mathrm{V}_{\mathrm{COM}}^{-}= \pm 10 \mathrm{~V}, \mathrm{R}_{\mathrm{L}_{-}}=2 \mathrm{k} \Omega$, <br> Figure 2 | $+25^{\circ} \mathrm{C}$ |  | 200 | 400 | ns |
|  |  |  | C, E |  |  | 500 |  |
|  |  |  | M |  |  | 750 |  |
| Break-Before-Make Time Delay (MAX4513 Only) | tBBM | $\mathrm{V}_{\mathrm{COM}}^{-},= \pm 10 \mathrm{~V}, \mathrm{R}_{\mathrm{L}_{-}}=2 \mathrm{k} \Omega \text {, }$ <br> Figure 3 | $+25^{\circ} \mathrm{C}$ | 50 | 100 |  | ns |
| Charge Injection (Note 6) | Q | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=1.0 \mathrm{nF}, \mathrm{~V}_{\mathrm{NO}_{-}}=0, \\ & \mathrm{R}_{\mathrm{S}}=0 \Omega, \text { Figure } \end{aligned}$ | $+25^{\circ} \mathrm{C}$ |  | 1.5 | 5 | pC |
| NO_ or NC_ Off-Capacitance | $\mathrm{C}_{\text {N_( OFF) }}$ | $\mathrm{f}=1 \mathrm{MHz}$, Figure 5 | $+25^{\circ} \mathrm{C}$ |  | 10 |  | pF |
| COM_ Off-Capacitance | CCOM_(OFF) | $f=1 \mathrm{MHz}$, Figure 5 | $+25^{\circ} \mathrm{C}$ |  | 5 |  | pF |
| COM_ On-Capacitance | CCOM_(ON) | $f=1 \mathrm{MHz}$, Figure 5 | $+25^{\circ} \mathrm{C}$ |  | 10 |  | pF |
| Off Isolation (Note 7) | VCIso | $\begin{aligned} & R_{L}=50 \Omega, C_{L}=15 \mathrm{pF}, \\ & V_{N_{-}}=1 V_{R M S}, f=1 \mathrm{MHz} \text {, Figure } 6 \end{aligned}$ | $+25^{\circ} \mathrm{C}$ |  | -62 |  | dB |
| Channel-to-Channel Crosstalk (Note 9) | $V_{C T}$ | $\begin{aligned} & R_{L}=50 \Omega, C_{L}=15 \mathrm{pF}, \\ & V_{N_{-}}=1 V_{R M S}, f=1 \mathrm{MHz} \text {, Figure } 6 \end{aligned}$ | $+25^{\circ} \mathrm{C}$ |  | -66 |  | dB |

## Quad, Rail-to-Rail, Fault-Protected, SPST Analog Switches

ELECTRICAL CHARACTERISTICS—Dual Supplies (continued)
$\left(\mathrm{V}+=+15 \mathrm{~V}, \mathrm{~V}-=-15 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}\right.$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.)

| PARAMETER | SYMBOL | CONDITIONS | TA | MIN | $\begin{gathered} \text { TYP } \\ \text { (Note 3) } \end{gathered}$ | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| POWER SUPPLY |  |  |  |  |  |  |  |
| Power-Supply Range | V+, V- |  | C,E, M | $\pm 4.5$ |  | $\pm 18$ | V |
| V+ Supply Current | I+ | All $\mathrm{V}_{1 \mathrm{~N}_{-}}=0$ or 5 V | $+25^{\circ} \mathrm{C}$ |  | 280 | 400 | $\mu \mathrm{A}$ |
|  |  |  | C, E, M |  |  | 600 |  |
| V- Supply Current | I- | All $\mathrm{V}_{1 \mathrm{~N}_{-}}=0$ or 5 V | $+25^{\circ} \mathrm{C}$ |  | 90 | 200 | $\mu \mathrm{A}$ |
|  |  |  | C, E, M |  |  | 300 |  |
| GND Supply Current | IGND | All $\mathrm{V}_{1 \mathrm{~N}_{-}}=0$ or 15 V | $+25^{\circ} \mathrm{C}$ | -1 | 0.01 | 1 | $\mu \mathrm{A}$ |
|  |  |  | C, E, M |  |  | 10 |  |
|  |  | All $\mathrm{V}_{\text {IN }}=5 \mathrm{~V}$ | $+25^{\circ} \mathrm{C}$ |  | 150 | 250 | $\mu \mathrm{A}$ |
|  |  |  | C, E, M |  |  | 450 |  |

# Quad, Rail-to-Rail, Fault-Protected, SPST Analog Switches 

## ELECTRICAL CHARACTERISTICS-Single +12V Supply

$\left(\mathrm{V}+=+10.8 \mathrm{~V}\right.$ to $+13.2 \mathrm{~V}, \mathrm{~V}-=0, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.)

| PARAMETER | SYMBOL | CONDITIONS | $\mathrm{T}_{\mathrm{A}}$ | MIN | $\begin{aligned} & \text { TYP } \\ & \text { (Note 3) } \end{aligned}$ | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ANALOG SWITCH |  |  |  |  |  |  |  |
| Fault-Protected Analog Signal Range | $\mathrm{V}_{\text {NO_ }}, \mathrm{V}_{\text {NC_ }}$ | Applies with power on or off (Note 2) | C, E, M | -36 | 36 |  | V |
| Fault-Free Analog Signal Range | $\mathrm{VNO}_{\text {_ }}, \mathrm{V}_{\text {NC_ }}$ | Applies with power on or off (Note 2) | C, E, M | 0 | V+ |  | V |
| Non-Protected Analog Signal Range (COM_ Output) | VCOM_ | Applies with power on or off (Note 1) | C, E, M | -0.3 |  | V+ + 0.3 | V |
| COM_ -NO_ or COM_-NC_ On-Resistance | Ron | $\begin{aligned} & \mathrm{V}_{+}=12 \mathrm{~V}, \mathrm{~V}_{\mathrm{COM}}^{-} \\ & =10 \mathrm{~V} \\ & \mathrm{ICOM}_{-}=1 \mathrm{~mA} \end{aligned}$ | $+25^{\circ} \mathrm{C}$ |  | 260 | 390 | $\Omega$ |
|  |  |  | C, E |  |  | 450 |  |
|  |  |  | M |  |  | 525 |  |
| COM_ -NO_ or COM_ -NC_ On-Resistance Match Between Channels (Note 4) | $\triangle \mathrm{RON}$ | $\begin{aligned} & \mathrm{V}_{+}=12 \mathrm{~V}, \mathrm{~V}_{\mathrm{COM}}^{-} \\ & =10 \mathrm{~V} \\ & \mathrm{ICOM}_{-}=1 \mathrm{~mA} \end{aligned}$ | $+25^{\circ} \mathrm{C}$ |  | 4 | 10 | $\Omega$ |
|  |  |  | C, E |  |  | 20 |  |
|  |  |  | M |  |  | 30 |  |
| NO_ or NC_ Off Leakage Current (Notes 5, 9) | ION_(OFF), INC_(OFF) | $\begin{aligned} & V_{+}=12 \mathrm{~V} ; \mathrm{V}_{\mathrm{COM}}^{-}=10 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{NO}_{-},} \mathrm{V}_{\mathrm{NC}}=0 \text { or } 12 \mathrm{~V} \end{aligned}$ | $+25^{\circ} \mathrm{C}$ | -0.5 | 0.01 | 0.5 | nA |
|  |  |  | C, E | -10 |  | 10 |  |
|  |  |  | M | -200 |  | 200 |  |
| COM_ Off Leakage Current (Notes 5, 9) | ICOM_(OFF) | $\begin{aligned} & V_{+}=12 V_{;} V_{C O M}=0 ; \\ & V_{N O_{-}}, V_{N C_{-}}=12 \overline{\mathrm{~V}} \end{aligned}$ | $+25^{\circ} \mathrm{C}$ | -0.5 | 0.01 | 0.5 | nA |
|  |  |  | C, E | -10 |  | 10 |  |
|  |  |  | M | -200 |  | 200 |  |
| COM_ On Leakage Current (Notes 5, 9) | ICOM_(ON) | $\begin{aligned} & \mathrm{V}_{+}=12 \mathrm{~V}, \\ & \mathrm{~V}_{\text {COM }}^{-} \end{aligned}=10 \mathrm{~V} \text { or } 12 \mathrm{~V} .$ | $+25^{\circ} \mathrm{C}$ | -0.5 | 0.01 | 0.5 | nA |
|  |  |  | C, E | -20 |  | 20 |  |
|  |  |  | M | -400 |  | 400 |  |
| FAULT |  |  |  |  |  |  |  |
| COM_ Output Leakage Current, Supply On | ICOM_ | $\begin{aligned} & \mathrm{V}_{\text {NO_ }} \text { or } \mathrm{V}_{\text {NC_ }}= \pm 30 \mathrm{~V}, \\ & \mathrm{~V}+=12 \mathrm{~V} \end{aligned}$ | $+25^{\circ} \mathrm{C}$ | -10 |  | 10 | nA |
|  |  |  | C, E | -200 |  | 200 |  |
|  |  |  | M | -1 |  | 1 | $\mu \mathrm{A}$ |
| NO_ or NC_ Off Input Leakage Current, Supply On | INO_, INC_ | $\mathrm{V}_{\mathrm{NO}}$ or $\mathrm{V}_{\mathrm{NC}}= \pm 25 \mathrm{~V}$, <br> $V_{C O M}=0, V+=12 \mathrm{~V}$ | $+25^{\circ} \mathrm{C}$ | -20 |  | 20 | nA |
|  |  |  | C, E | -200 |  | 200 |  |
|  |  |  | M | -10 |  | 10 | $\mu \mathrm{A}$ |
| NO_ or NC_ Input Leakage Current, Supply Off | INO_, ${ }^{\text {NC_ }}$ | $\begin{aligned} & \mathrm{V}_{\text {NO_ }} \text { or } \mathrm{V}_{\mathrm{NC}}^{-} \\ & \mathrm{V}+= \pm 40 \mathrm{~V}, \end{aligned}$ | $+25^{\circ} \mathrm{C}$ | -20 | 0.1 | 20 | nA |
|  |  |  | C, E | -200 |  | 200 |  |
|  |  |  | M | -10 |  | 10 | $\mu \mathrm{A}$ |
| COM_ Output Current, Supply On | ICOM_ | $\begin{aligned} & \mathrm{V}_{\text {NO_ }} \text { or } \mathrm{V}_{\text {NC_ }}=25 \mathrm{~V}, \\ & \mathrm{~V}_{+}=12 \mathrm{~V} \end{aligned}$ | $+25^{\circ} \mathrm{C}$ | 2 | 3 | 5 | mA |
| COM_ Output Resistance, Supply On | RCOM_ | $\begin{aligned} & \mathrm{V}_{\text {NO_ }} \text { or } \mathrm{V}_{\text {NC_ }}=10 \mathrm{~V} \\ & \mathrm{~V}+=12 \mathrm{~V} \end{aligned}$ | $+25^{\circ} \mathrm{C}$ |  | 2.4 | 5 | k $\Omega$ |

# Quad, Rail-to-Rail, Fault-Protected, SPST Analog Switches 

ELECTRICAL CHARACTERISTICS—Single +12V Supply (continued)
$\left(\mathrm{V}+=+10.8 \mathrm{~V}\right.$ to $+13.2 \mathrm{~V}, \mathrm{~V}-=0, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$. $)$

| PARAMETER | SYMBOL | CONDITIONS | TA | MIN | $\begin{gathered} \text { TYP } \\ \text { (Note 3) } \end{gathered}$ | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LOGIC INPUT |  |  |  |  |  |  |  |
| IN_ Input Logic Threshold High | VIN_H |  | C, E, M |  | 1.8 | 2.4 | V |
| IN_ Input Logic Threshold Low | VIN_L |  | C, E, M | 0.8 | 1.8 |  | V |
| IN_ Input Current Logic High or Low | IIN_H, lin_L | $\mathrm{V}_{1 \mathrm{~N}_{-}}=0.8 \mathrm{~V}$ or 2.4 V | $+25^{\circ} \mathrm{C}$ | -1 | 0.03 | 1 | $\mu \mathrm{A}$ |
|  |  |  | C, E, M | -5 |  | 5 |  |
| SWITCH DYNAMIC CHARACTERISTICS |  |  |  |  |  |  |  |
| Turn-On Time | ton | $\mathrm{V}_{\mathrm{COM}}^{-}=10 \mathrm{~V}, \mathrm{R}_{\mathrm{L}_{-}}=2 \mathrm{k} \Omega \text {, }$ Figure 2 | $+25^{\circ} \mathrm{C}$ |  | 500 | 1000 | ns |
|  |  |  | C, E, M |  |  | 1500 |  |
| Turn-Off Time | toff | $\mathrm{V}_{\mathrm{COM}}^{-}=10 \mathrm{~V}, \mathrm{R}_{\mathrm{L}_{-}}=2 \mathrm{k} \Omega,$ Figure 2 | $+25^{\circ} \mathrm{C}$ |  | 400 | 900 | ns |
|  |  |  | C, E, M |  |  | 1200 |  |
| Break-Before-Make Time Delay (MAX4513 Only) | tBBM | $\mathrm{V}_{\mathrm{COM}}^{-}=10 \mathrm{~V}, \mathrm{R}_{\mathrm{L}_{-}}=2 \mathrm{k} \Omega,$ Figure 3 | $+25^{\circ} \mathrm{C}$ | 50 | 100 |  | ns |
| Charge Injection (Note 6) | Q | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=1.0 \mathrm{nF}, \mathrm{~V}_{\mathrm{NO}_{-}}=0, \\ & \mathrm{R}_{\mathrm{S}}=0 \Omega, \text { Figure } \end{aligned}$ | $+25^{\circ} \mathrm{C}$ |  | 1 | 5 | pC |
| NO_ or NC_ Off Capacitance | $\mathrm{CN}_{\text {_ }}$ (OFF) | $\mathrm{f}=1 \mathrm{MHz}$, Figure 5 | $+25^{\circ} \mathrm{C}$ |  | 9 |  | pF |
| COM_ Off Capacitance | CCOM_ (OFF) | $\mathrm{V}_{\mathrm{COM}}^{-}=\mathrm{GND}, \mathrm{f}=1 \mathrm{MHz},$ <br> Figure 5 | $+25^{\circ} \mathrm{C}$ |  | 9 |  | pF |
| COM_ On Capacitance | CCOM_ (ON) | $\begin{aligned} & V_{C O M}=V_{N_{N}}=G N D, \\ & f=1 \mathrm{MHz}, \text { Figure } 5 \end{aligned}$ | $+25^{\circ} \mathrm{C}$ |  | 22 |  | pF |
| Off Isolation (Note 7) | VISO | $\begin{aligned} & R_{L}=50 \Omega, C_{L}=15 \mathrm{pF} \\ & V_{N_{-}}=1 V_{R M S}, f=1 \mathrm{MHz} \text {, Figure } 6 \end{aligned}$ | $+25^{\circ} \mathrm{C}$ |  | -62 |  | dB |
| Channel-to-Channel Crosstalk (Note 8) | $\mathrm{V}_{\mathrm{CT}}$ | $\begin{aligned} & R_{L}=50 \Omega, C_{L}=15 \mathrm{pF}, \\ & V_{N_{-}}=1 V_{R M S}, f=1 \mathrm{MHz}, \text { Figure } 5 \end{aligned}$ | $+25^{\circ} \mathrm{C}$ |  | -65 |  | dB |
| POWER SUPPLY |  |  |  |  |  |  |  |
| Power-Supply Range | V+ |  | C,E, M | 9 |  | 36 | V |
| V+ Supply Current | I+ | All $\mathrm{V}_{1 \mathrm{~N}_{-}}=0$ or 5 V | $+25^{\circ} \mathrm{C}$ |  | 150 | 300 | $\mu \mathrm{A}$ |
|  |  |  | C, E, M |  |  | 450 |  |
| V- and GND Supply Current | IGND | All $\mathrm{V}_{1 \mathrm{~N}_{-}}=0$ or 12 V | $+25^{\circ} \mathrm{C}$ |  | 50 | 100 | $\mu \mathrm{A}$ |
|  |  |  | C, E, M |  |  | 200 |  |
|  |  | All $\mathrm{V}_{\mathrm{IN}_{-}}=5 \mathrm{~V}$ | $+25^{\circ} \mathrm{C}$ |  | 150 | 300 |  |
|  |  |  | C, E, M |  |  | 450 |  |

Note 1: $C O M \_$and $I N \_$pins are not fault protected. Signals on $C O M \_$or $I N \_$exceeding $V+$ or $V$ - are clamped by internal diodes. Limit forward diode current to maximum current rating.
Note 2: NC_ and NO_ pins are fault protected. Signals on NC_ or NO_ exceeding -36V to +36V may damage the device. These limits apply with power applied to $\mathrm{V}+$ or V -, or $\pm 40 \mathrm{~V}$ with $\mathrm{V}+=\mathrm{V}-=0$.
Note 3: The algebraic convention is used in this data sheet; the most negative value is shown in the minimum column.
Note 4: $\quad \Delta \mathrm{RON}=\Delta \mathrm{RON}(M A X)-\Delta \mathrm{RON}(\mathrm{MIN})$.
Note 5: Leakage parameters are $100 \%$ tested at maximum rated hot temperature and guaranteed by correlation at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.
Note 6: Guaranteed by design.
Note 7: Off isolation = $20 \log 10\left[\mathrm{~V}_{\mathrm{COM}} /\left(\mathrm{V}_{\mathrm{NC}_{-}}\right.\right.$or $\left.\left.\mathrm{V}_{\mathrm{NO}_{-}}\right)\right], \mathrm{V}_{\mathrm{COM}}=$ output, $\mathrm{V}_{\mathrm{NC}_{-}}$or $\mathrm{V}_{\mathrm{NO}_{-}}=$input to off switch.
Note 8: Between any two switches.
Note 9: Leakage testing for single-supply operation is guaranteed by testing with dual supplies.

# Quad, Rail-to-Rail, Fault-Protected, SPST Analog Switches 

Typical Operating Characteristics
( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)



ON AND OFF TIMES
vs. SUPPLY VOLTAGE



Id(ON), IS(OFF), AND Id(OFF) LEAKAGES vs. TEMPERATURE


ON AND OFF TIMES
vs. TEMPERATURE


SWITCH ON-RESISTANCE
vs. VCOM (SINGLE SUPPLY)


CHARGE INJECTION vs. VCOM (DUAL SUPPLIES)


POWER-SUPPLY CURRENT
vs. TEMPERATURE


# Quad, Rail-to-Rail, Fault-Protected, SPST Analog Switches 

## Typical Operating Characteristics (continued)

( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)


Pin Description

| PIN | NAME | FUNCTION |
| :---: | :---: | :--- |
| 1,16, <br> 9,8 | IN1-IN4 | Logic Control Digital Inputs |
| 2,15, <br> 10,7 | COM1- <br> COM4 | Analog Switch Common* Terminals |
| 3,14, <br> 11,6 | NO1-NO4 <br> NC1-NC4 | Analog Switch Fault-Protected Normally <br> Open* or Normally Closed* Terminals |
| 4 | V- | Negative Analog Supply Voltage Input. <br> Connect to GND for single-supply operation. |
| 5 | GND | Ground. Connect to digital ground. (Analog <br> signals have no ground reference.) |
| 12 | N.C. | No Connection-not internally connected |
| 13 | V+ | Positive Analog and Digital Supply-Voltage <br> Input. Internally connected to substrate. |

*As long as the voltage on NO_ or NC_ does not exceed V+ or $V$-, NO_ (or NC_) and COM_ pins are identical and interchangeable. Either may be considered as an input or output; signals pass equally well in either direction.


## Detailed Description

## Overview of Traditional Fault-Protected Switches

The MAX4511/MAX4512/MAX4513 are fault-protected CMOS analog switches with unusual operation and construction. Traditional fault-protected switches are constructed by three series FETs. This produces good off characteristics, but fairly high on-resistance when the signals are within about 3 V of each supply rail. As the voltage on one side of the switch approaches within about 3 V of either supply rail (a fault condition), the switch impedance becomes higher, limiting the output signal range (on the protected side of the switch) to approximately 3 V less than the appropriate polarity supply voltage.
During a fault condition, the output current that flows from the protected side of the switch into its load comes from the fault source on the other side of the switch. If the switch is open or the load is extremely high impedance, the input current will be very low. If the switch is on and the load is low impedance, enough current will flow from the source to maintain the load voltage at 3V less than the supply.

# Quad, Rail-to-Rail, Fault-Protected, SPST Analog Switches 



Figure 1. Block Diagram

## Overview of MAX451 1/MAX4512/MAX4513

The MAX4511/MAX4512/MAX4513 differ considerably from traditional fault-protection switches, with several advantages. First, they are constructed with two parallel FETs, allowing very low on-resistance when the switch is on. Second, they allow signals on the NC_ or NO_ pins that are within or slightly beyond the supply rails to be passed through the switch to the COM terminal, allowing rail-to-rail signal operation. Third, when a signal on NC_ or NO_ exceeds the supply rails by about 50 mV (a fault condition), the voltage on COM_ is limited to the appropriate polarity supply voltage. Operation is identical for both fault polarities. The faultprotection extends to $\pm 36 \mathrm{~V}$ from GND.
During a fault condition, the NO_ or NC_ input pin becomes high impedance regardless of the switch state or load resistance. If the switch is on, the COM_ output current is furnished from the $\mathrm{V}+$ or V - pin by "booster" FETs connected to each supply pin. These FETs can typically source or sink up to 10 mA .

When power is removed, the fault protection is still in effect. In this case, the $\mathrm{NO}_{-}$or $\mathrm{NC}_{-}$terminals are a virtual open circuit. The fault can be up to $\pm 40 \mathrm{~V}$.
The COM_ pins are not fault protected; they act as normal CMOS switch pins. If a voltage source is connected to any COM_ pin, it should be limited to the supply voltages. Exceeding the supply voltage will cause high currents to flow through the ESD protection diodes, possibly damaging the device (see Absolute Maximum Ratings).

Pin Compatibility
These switches have identical pinouts to common non-fault-protected CMOS switches. Care should be exercised in considering them for direct replacements in existing printed circuit boards, however, since only the NO_ and NC_ pins of each switch are fault protected.

Internal Construction
Internal construction is shown in Figure 1, with the analog signal paths shown in bold. A single normally open

# Quad, Rail-to-Rail, Fault-Protected, SPST Analog Switches 

(NO) switch is shown; the normally closed (NC) configuration is identical except the logic-level translator becomes an inverter. The analog switch is formed by the parallel combination of N -channel FET N1 and P channel FET P1, which are driven on and off simultaneously according to the input fault condition and the logic-level state.

## Normal Operation

Two comparators continuously compare the voltage on the $\mathrm{NO}_{-}$(or NC_) pin with $\mathrm{V}+$ and V -. When the signal on $\mathrm{NO}_{-}$or $\mathrm{NC}_{-}$is between $\mathrm{V}_{+}$and V - the switch acts normally, with FETs N1 and P1 turning on and off in response to $\mathrm{IN}_{\mathrm{L}}$ signals. The parallel combination of N1 and P1 forms a low-value resistor between NO_ (or NC_) and COM_ so that signals pass equally well in either direction.

## Positive Fault Condition

When the signal on NO_ (or NC_) exceeds V+ by about 50 mV , the high-fault comparator output is high, turning off FETs N1 and P1. This makes the NO_ (or NC_) pin high impedance regardless of the switch state. If the switch state is "off", all FETs are turned off and both NO_ (or NC_) and COM_ are high impedance. If the switch state is "on", FET P2 is turned on, sourcing current from $\mathrm{V}+$ to $\mathrm{COM}_{-}$.

## Negative Fault Condition

When the signal on NO_ (or NC_) exceeds V- by about 50 mV , the low-fault comparator output is high, turning off FETs N1 and P1. This makes the NO_ (or NC_) pin high impedance regardless of the switch state. If the switch state is "off," all FETs are turned off and both NO_ (or NC_) and COM_ are high impedance. If the switch state is "on," FET N2 is turned on, sinking current from COM_ to V-

Transient Fault Response and Recovery When a fast rise-time and fall-time transient on $\mathrm{IN}_{-}$ exceeds V+ or V-, the output (COM_) follows the input (IN_) to the supply rail with only a few nanoseconds delay. This delay is due to the switch on-resistance and circuit capacitance to ground. When the input transient returns to within the supply rails, however, there is a longer output recovery time delay. For positive faults, the recovery time is typically $3.5 \mathrm{\mu s}$. For negative faults, the recovery time is typically $1.3 \mu \mathrm{~s}$. These values depend on the COM_ output resistance and capacitance, and are not production tested or guaranteed. The delays are not dependent on the fault amplitude. Higher COM_ output resistance and capacitance increase recovery times.

COM_ and IN_ Pins FETs N 2 and P2 can source about $\pm 10 \mathrm{~mA}$ from $\mathrm{V}+$ or V to the COM_ pin in the fault condition. Ensure that if the COM_ pin is connected to a low-resistance load, the absolute maximum current rating of 30 mA is never exceeded, both in normal and fault conditions.
The GND, COM_, and IN_ pins do not have fault protection. Reverse ESD-protection diodes are internally connected between GND, COM_, IN_ and both V+ and V-. If a signal on GND, COM_, or IN_ exceeds V+ or V- by more than 300 mV , one of these diodes will conduct heavily. During normal operation these reverse-biased ESD diodes leak a few nanoamps of current to $\mathrm{V}+$ and V -.

Fault-Protection Voltage and Power Off The maximum fault voltage on the NC_ or NO_ pins is $\pm 36 \mathrm{~V}$ with power applied and $\pm 40 \mathrm{~V}$ with power off.

## Failure Modes

The MAX4511/MAX4512/MAX4513 are not lightning arrestors or surge protectors.
Exceeding the fault-protection voltage limits on NO_ or NC_, even for very short periods, can cause the device to fail. The failure modes may not be obvious, and failure in one switch may or may not affect other switches in the same package.

Ground
There is no connection between the analog signal paths and GND. The analog signal paths consist of an N -channel and P-channel MOSFET with their sources and drains paralleled and their gates driven out of phase to $\mathrm{V}+$ and V - by the logic-level translators.
V+ and GND power the internal logic and logic-level translators and set the input logic thresholds. The logiclevel translators convert the logic levels to switched $\mathrm{V}+$ and $V$ - signals to drive the gates of the analog switches. This drive signal is the only connection between the power supplies and the analog signals. GND, IN_, and COM_ have ESD-protection diodes to $\mathrm{V}+$ and V -

## IN_ Logic-Level Thresholds

 The logic-level thresholds are CMOS and TTL compatible when $V+$ is +15 V . As $\mathrm{V}+$ is raised the threshold increases slightly, and when $\mathrm{V}+$ reaches 25 V the level threshold is about 2.8 V -above the TTL output high level minimum of 2.4 V , but still compatible with CMOS outputs (see Typical Operating Characteristics).Increasing V- has no effect on the logic-level thresholds, but it does increase the gate-drive voltage to the signal FETs, reducing their on-resistance.

# Quad, Rail-to-Rail, Fault-Protected, SPST Analog Switches 

Bipolar Supplies
The MAX4511/MAX4512/MAX4513 operate with bipolar supplies between $\pm 4.5 \mathrm{~V}$ and $\pm 18 \mathrm{~V}$. The $\mathrm{V}+$ and V - supplies need not be symmetrical, but their difference can not exceed the absolute maximum rating of 44 V .

Single Supply
The MAX4511/MAX4512/MAX4513 operate from a single supply between +9 V and +36 V when V - is connected to GND.

High-Frequency Performance
In $50 \Omega$ systems, signal response is reasonably flat up to 50 MHz (see Typical Operating Characteristics). Above

20 MHz , the on-response has several minor peaks that are highly layout dependent. The problem with high-frequency operation is not turning the switch on, but turning it off. The off-state switch acts like a capacitor and passes higher frequencies with less attenuation. At 10 MHz , off isolation is about -42 dB in $50 \Omega$ systems, becoming worse (approximately 20 dB per decade) as frequency increases. Higher circuit impedances also make off isolation worse. Adjacent channel attenuation is about 3dB above that of a bare IC socket and is due entirely to capacitive coupling.

Test Circuits/Timing Diagrams


V- IS CONNECTED TO GND (OV) FOR SINGLE-SUPPLY OPERATION.
Figure 2. Switch Turn-On/Turn-Off Times


V- IS CONNECTED TO GND (OV) FOR SINGLE-SUPPLY OPERATION.

Figure 3. MAX4513 Break-Before-Make Interval

## Quad, Rail-to-Rail, Fault-Protected, SPST Analog Switches



Figure 4. Charge Injection


V- IS CONNECTED TO GND (OV) FOR SINGLE-SUPPLY OPERATION

Figure 5. COM_, NO_, NC_ Capacitance

# Quad, Rail-to-Rail, Fault-Protected, SPST Analog Switches 

Test Circuits/Timing Diagrams (continued)


OFF ISOLATION $=20 \log \frac{V_{\text {OUT }}}{V_{\text {IN }}}$ ON LOSS $=20 \log \frac{V_{\text {OUT }}}{V_{\text {IN }}}$
CROSSTALK $=20 \log \frac{V_{\text {OUT }}}{V_{\text {IN }}}$

MEASUREMENTS ARE STANDARDIZED AGAINST SHORT AT SOCKET TERMINALS.
OFF ISOLATION IS MEASURED BETWEEN COM_ AND "OFF" NO_ OR NC_ TERMINALS.
ON LOSS IS MEASURED BETWEEN COM_AND "ON" NO_OR NC_TERMINALS.
CROSSTALK IS MEASURED BETWEEN COM_TERMINALS WITH ALL SWITCHES ON.
SIGNAL DIRECTION THROUGH SWITCH IS REVERSED; WORST VALUES ARE RECORDED.
V- IS CONNECTED TO GND (OV) FOR SINGLE-SUPPLY OPERATION.
Figure 6. Frequency Response, Off Isolation, and Crosstalk
Pin Configurations/Functional Diagrams/Truth Tables (continued)

TOP VIEW

N.C. = NOT CONNECTED

SWITCHES SHOWN FOR LOGIC "0" INPUT.
ALL SWITCHES ARE OFF WITH POWER REMOVED.

| MAX4513 |  |  |
| :---: | :---: | :---: |
| LOGIC | SWITCHES <br> $\mathbf{1 , 4}$ | SWITCHES <br> $\mathbf{2 , 3}$ |
| 0 | OFF | ON |
| 1 | ON | OFF |

## Quad, Rail-to-Rail, Fault-Protected, SPST Analog Switches


_Ordering Information (continued)

| PART | TEMP RANGE | PIN-PACKAGE |
| :--- | :--- | :--- |
| MAX4512CPE | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 16 Plastic DIP |
| MAX4512CSE | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 16 Narrow SO |
| MAX4512CUE | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 16 TSSOP |
| MAX4512C/D | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | Dice* |
| MAX4512EPE | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16 Plastic DIP |
| MAX4512ESE | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16 Narrow SO |
| MAX4512EUE | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16 TSSOP |
| MAX4512MJE | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 16 CERDIP |
| MAX4513CPE | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 16 Plastic DIP |
| MAX4513CSE | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 16 Narrow SO |
| MAX4513CUE | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 16 TSSOP |
| MAX4513C/D | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | Dice* |
| MAX4513EPE | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16 Plastic DIP |
| MAX4513ESE | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16 Narrow SO |
| MAX4513EUE | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16 TSSOP |
| MAX4513MJE | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 16 CERDIP |

* Contact factory for dice specifications.

MAX4513


TRANSISTOR COUNT: 139
SUBSTRATE CONNECTED TO: V+

# Quad, Rail-to-Rail, Fault-Protected, SPST Analog Switches 

Package Information
(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)


## Quad, Rail-to-Rail, Fault-Protected, SPST Analog Switches

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)


# Quad, Rail-to-Rail, Fault-Protected, SPST Analog Switches 

Package Information (continued)
(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)


# Mouser Electronics 

Authorized Distributor

Click to View Pricing, Inventory, Delivery \& Lifecycle Information:

Analog Devices Inc.:
$\underline{M A X 4513 C S E+} \quad$ MAX4513ESE + MAX4513ESE + T

