## General Description

The MAX1951A high-efficiency, DC-DC step-down switching regulator delivers up to 2A of output current. The device operates from an input voltage range of 2.6 V to 5.5 V and provides an adjustable output voltage from 0.8 V to VIN, making the MAX1951A ideal for on-board postregulation applications. The MAX1951A total output error is less than $\pm 1.5 \%$ over load, line, and temperature.
The MAX1951A operates at a fixed frequency of 1 MHz with an efficiency of up to $94 \%$. The high operating frequency minimizes the size of external components. Internal soft-start control circuitry reduces inrush current. Short-circuit and thermal-overload protection improve design reliability
The MAX1951A can start up safely with a prebiased or without a preexisting output. This feature simplifies tracking supply designs for core and I/O applications and redundant supply designs.

The MAX1951A is available in an 8-pin SO package and operates over the $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ extended temperature range.

## Applications

ASIC/DSP/ $\mu \mathrm{P} / \mathrm{FPGA}$ Core and I/O Voltages
Set-Top Boxes
Networking and Telecommunications
Servers
TVs
$\qquad$ Features

- Compact 0.385in² Circuit Footprint
- 10 1 F Ceramic Input and Output Capacitors, $2 \mu \mathrm{H}$ Inductor for 2A Output
- Efficiency Up to 94\%
1.5\% Output Accuracy Over Load, Line, and Temperature
- Guaranteed 2A Output Current
- Operates from 2.6V to 5.5V Supply
- Adjustable Output from 0.8V to ViN
- Internal Digital Soft-Soft
- Short-Circuit and Thermal-Overload Protection
- 1 MHz Switching Frequency Reduces Component Size
- Enable Input Audio Shutdown for Reducing Power Consumption
- Safe Startup into Prebiased Output

Ordering Information

| PART | TEMP RANGE | PIN-PACKAGE |
| :---: | :---: | :---: |
| MAX $1951 \mathrm{AESA}+$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8 SO |

+Denotes a lead(Pb)-free/RoHS-compliant package.

Pin Configuration


Typical Operating Circuit


For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim's website at www.maxim-ic.com.

## 1 MHz, 2A, 2.6V to 5.5V Input, PWM DC-DC Step-Down Regulator with Enable

## ABSOLUTE MAXIMUM RATINGS

| IN, VCC to GND .................................................-0.3V to +6V |  |
| :---: | :---: |
| COMP, FB, EN to GND. | .-0.3V to (Vcc + 0.3V) |
| LX Current (Note 1)..................................................... $\pm 4.5 \mathrm{~A}$ |  |
| PGND to GND.........................................Internally connected |  |
| Continuous Power Dissi |  |
| 8-Pin SO (derate 12. | C)................ 976 mW |


| Junction-to-Case Thermal Resistance ( $\theta_{\text {Jc }}$ ) (Note 2) |  |
| :---: | :---: |
| 8-Pin SO | $32^{\circ} \mathrm{C} / \mathrm{W}$ |
| Operating Temperature Range ........................-40 ${ }^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |  |
| Junction Temperature Range |  |
| Storage Temperature Range ..........................-65 |  |
| Lead Temperature (soldering, 10s) ...............................300 |  |

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note 1: LX has internal clamp diodes to PGND and IN. Applications that forward bias these diodes should take care not to exceed the IC's package power dissipation limits.
Note 2: Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a fourlayer board. For detailed information on package thermal considerations, refer to www.maxim-ic.com/thermal-tutorial.

## ELECTRICAL CHARACTERISTICS

$\left(\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{EN}}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{PGND}}=\mathrm{V}_{\mathrm{GND}}=0 \mathrm{~V}\right.$, FB in regulation, $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.) (Note 3)

| PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IN AND Vcc |  |  |  |  |  |  |
| IN Voltage Range |  |  | 2.6 |  | 5.5 | V |
| Supply Current | Switching with no load, LX floating | V IN $=5.5 \mathrm{~V}$ |  | 7 | 10 | mA |
| Shutdown Current | EN = GND |  |  | 0.1 | 0.4 | mA |
| VCC Undervoltage Lockout Threshold | When LX starts/stops switching | $V_{\text {cc }}$ rising |  | 2.19 | 2.32 | V |
|  |  | $V_{C C}$ falling | 1.92 | 2.07 |  |  |
| COMP |  |  |  |  |  |  |
| COMP Transconductance | From FB to COMP, $\mathrm{V}_{\text {COMP }}=0.8 \mathrm{~V}$ |  | 40 | 50 | 80 | $\mu \mathrm{S}$ |
| COMP Clamp Voltage, Low | $\mathrm{V}_{\mathrm{IN}}=2.6 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{FB}}=0.9 \mathrm{~V}$ |  | 0.6 | 1 | 1.45 | V |
| COMP Clamp Voltage, High | $\mathrm{V}_{\mathrm{IN}}=2.6 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{FB}}=0.7 \mathrm{~V}$ |  | 1.97 | 2.13 | 2.28 | V |
| FB |  |  |  |  |  |  |
| Output Voltage Range | When using external feedback resistors to drive FB |  | 0.8 |  | VIN | V |
| FB Regulation Voltage (Error Amplifier Only) | $\begin{aligned} & \text { lout }=0 \mathrm{~A} \text { to } 1.5 \mathrm{~A}, \mathrm{~V} \text { IN }=2.6 \mathrm{~V} \text { to } \\ & 5.5 \mathrm{~V} \end{aligned}$ | $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 0.789 | 0.796 | 0.804 | V |
|  |  | $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 0.786 |  | 0.804 |  |
| FB Input Bias Current | PNP input stage |  | -0.1 |  | +0.1 | $\mu \mathrm{A}$ |
| LX |  |  |  |  |  |  |
| LX On-Resistance, PMOS | $\mathrm{ILX}=-180 \mathrm{~mA}$ | $\mathrm{V}_{\mathrm{IN}}=5 \mathrm{~V}$ |  | 119 |  | $\mathrm{m} \Omega$ |
|  |  | $\mathrm{V}_{\text {IN }}=3.3 \mathrm{~V}$ |  | 145 | 266 |  |
|  |  | $\mathrm{V}_{\mathrm{IN}}=2.6 \mathrm{~V}$ |  | 171 |  |  |
| LX On-Resistance, NMOS | $\mathrm{LLX}=180 \mathrm{~mA}$ | $\mathrm{V}_{\mathrm{IN}}=5 \mathrm{~V}$ |  | 122 |  | $\mathrm{m} \Omega$ |
|  |  | $\mathrm{V}_{\mathrm{IN}}=3.3 \mathrm{~V}$ |  | 133 | 246 |  |
|  |  | $\mathrm{V}_{\text {IN }}=2.6 \mathrm{~V}$ |  | 142 |  |  |

# 1MHz, 2A, 2.6V to 5.5V Input, PWM DC-DC Step-Down Regulator with Enable 

## ELECTRICAL CHARACTERISTICS (continued)

$\left(V_{I N}=V_{C C}=V_{E N}=3.3 V, V_{P G N D}=V_{G N D}=0 V\right.$, $F B$ in regulation, $T_{A}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.) (Note 3)

| PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LX Current-Sense Transimpedance | From LX to COMP, $\mathrm{V}^{\text {IN }}=2.6 \mathrm{~V}$ to 5.5 V |  | 0.16 | 0.24 | 0.35 | $\Omega$ |
| LX Current-Limit Threshold | Duty $=100 \%, \mathrm{~V}$ IN $=2.6 \mathrm{~V}$ to 5.5 V | High side | 2.2 | 3.1 | 4.5 | A |
|  |  | Low side |  | -0.3 |  |  |
| LX Leakage Current | V IN $=5.5 \mathrm{~V}$ | $\mathrm{V}_{\mathrm{LX}}=5.5 \mathrm{~V}$ |  |  | 10 | $\mu \mathrm{A}$ |
|  |  | $V_{L X}=0 V$ | -10 |  |  |  |
| LX Switching Frequency | $\mathrm{V}_{\mathrm{IN}}=2.6 \mathrm{~V}$ to 5.5 V |  | 0.8 | 0.96 | 1.1 | MHz |
| LX Maximum Duty Cycle | $\mathrm{V}_{\text {COMP }}=1.5 \mathrm{~V}, \mathrm{LX}=\mathrm{Hi}-\mathrm{Z}, \mathrm{V}$ IN $=2.6 \mathrm{~V}$ to 5.5 V |  | 100 |  |  | \% |
| LX Minimum Duty Cycle | $\mathrm{V}_{\text {COMP }}=1 \mathrm{~V}, \mathrm{IN}=2.6 \mathrm{~V}$ to 5.5 V |  |  | 15 |  | \% |
| THERMAL |  |  |  |  |  |  |
| Thermal Shutdown Threshold | When LX starts/stops switching | TJ rising |  | 165 |  | ${ }^{\circ} \mathrm{C}$ |
|  |  | TJ falling |  | 155 |  |  |
| EN |  |  |  |  |  |  |
| Enable Low Threshold (VIL) |  |  | 0.8 |  |  | V |
| Enable High Threshold ( $\mathrm{V}_{\text {IH }}$ ) |  |  |  |  | 2.0 | V |
| EN Input Current |  |  |  |  | 1 | $\mu \mathrm{A}$ |

Note 3: Specifications to $T_{A}=-40^{\circ} \mathrm{C}$ are guaranteed by design and not production tested.

## Typical Operating Characteristics

(Typical values are at $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=1.5 \mathrm{~V}$, IOUT $=1.5 \mathrm{~A}$, and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted. See Figure 2.)


## 1 MHz, 2A, 2.6V to 5.5V Input, PWM DC-DC Step-Down Regulator with Enable

Typical Operating Characteristics (continued)
(Typical values are at $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=1.5 \mathrm{~V}$, $\operatorname{IOUT}=1.5 \mathrm{~A}$, and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted. See Figure 2.)


LOAD TRANSIENT (50\% TRANSIENT)


LOAD TRANSIENT (90\% TRANSIENT)


SWITCHING WAVEFORMS
( $\mathrm{V}_{\text {IN }}=3.3 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=1.8 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=1 \Omega$ )


400ns/div


STARTUP INTO PREBIASED


# 1MHz, 2A, 2.6V to 5.5V Input, PWM DC-DC Step-Down Regulator with Enable 

Typical Operating Characteristics (continued)
(Typical values are at $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=1.5 \mathrm{~V}$, IOUT $=1.5 \mathrm{~A}$, and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted. See Figure 2.)


SHUTDOWN WAVEFORMS
( $\mathrm{V}_{\text {IN }}=3.3 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=2.5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=1.5 \Omega$ )



CASE TEMPERATURE vs. AMBIENT TEMPERATURE


# 1 MHz, 2A, 2.6V to 5.5V Input, PWM DC-DC Step-Down Regulator with Enable 

Pin Description

| PIN | NAME | FUNCTION |
| :---: | :---: | :--- |
| 1 | VCC | Supply Voltage. Bypass with a 0.1 $\mu$ F capacitor <br> to ground and a $10 \Omega$ resistor to IN. |
| 2 | EN | Enable Input. Connect to VCC for normal <br> operation. Connect to GND to disable the <br> MAX1951A. |
| 3 | GND | Signal Ground |
| 4 | FB | Feedback Input. Connect an external resistor- <br> divider from the output to FB and GND to set <br> the output to a voltage between 0.8V and VIN. |
| 5 | COMP | Regulator Compensation. Connect series RC <br> network to GND. |
| 6 | PGND | Power Ground. Internally connected to GND. <br> Keep power ground and signal ground planes <br> separate. |
| 7 | LX | Inductor Connection. Connect an inductor <br> between LX and the regulator output. |
| 8 | IN | Power-Supply Voltage. Input voltage range <br> from 2.6V to 5.5V. Bypass with a 10 F (min) <br> ceramic capacitor to GND and a 10 $\Omega$ resistor <br> to VCC. |

## Detailed Description

The MAX1951A high-efficiency switching regulator is a small, simple, current-mode DC-DC step-down converter capable of delivering up to 2A of output current. The device operates in pulse-width modulation (PWM) at a fixed frequency of 1 MHz from a 2.6 V to 5.5 V input voltage and provides an output voltage from 0.8 V to $\mathrm{V}_{\mathrm{IN}}$, making the MAX1951A ideal for on-board postregulation applications. The high switching frequency allows for the use of smaller external components, and an internal synchronous rectifier improves efficiency and eliminates the typical Schottky free-wheeling diode. Using the on-resistance of the internal high-side MOSFET to sense switching currents eliminates currentsense resistors, further improving efficiency and cost. The MAX1951A total output error over load, line, and temperature $\left(-40^{\circ} \mathrm{C}\right.$ to $\left.+85^{\circ} \mathrm{C}\right)$ is less than $1.5 \%$.

## Controller Block Function

The MAX1951A step-down converter uses a PWM cur-rent-mode control scheme. An open-loop comparator compares the integrated voltage-feedback signal against the sum of the amplified current-sense signal and the slope compensation ramp. At each rising edge of the
internal clock, the internal high-side MOSFET turns on until the PWM comparator trips. During this on-time, current ramps up through the inductor, sourcing current to the output and storing energy in the inductor. The currentmode feedback system regulates the peak inductor current as a function of the output-voltage error signal. Since the average inductor current is nearly the same as the peak inductor current (< $30 \%$ ripple current), the circuit acts as a switch-mode transconductance amplifier. To preserve inner-loop stability and eliminate inductor staircasing, a slope-compensation ramp is summed into the main PWM comparator. During the second half of the cycle, the internal high-side p-channel MOSFET turns off, and the internal low-side n-channel MOSFET turns on. The inductor releases the stored energy as its current ramps down while still providing current to the output. The output capacitor stores charge when the inductor current exceeds the load current, and discharges when the inductor current is lower, smoothing the voltage across the load. Under overload conditions, when the inductor current exceeds the current limit (see the Current Limit section), the high-side MOSFET does not turn on at the rising edge of the clock and the low-side MOSFET remains on to let the inductor current ramp down.

## Current Sense

An internal current-sense amplifier produces a current signal proportional to the voltage generated by the high-side MOSFET on-resistance and the inductor current ( $\operatorname{RDS}(\mathrm{ON}) \times \operatorname{ILX})$. The amplified current-sense signal and the internal slope compensation signal are summed together into the comparator's inverting input. The PWM comparator turns off the internal high-side MOSFET when this sum exceeds the output from the voltage-error amplifier.

## Current Limit

The internal high-side MOSFET has a current limit of 3.1A (typ). If the current flowing out of LX exceeds this limit, the high-side MOSFET turns off and the synchronous rectifier turns on. This lowers the duty cycle and causes the output voltage to droop until the current limit is no longer exceeded. A synchronous rectifier current limit of -0.6A (typ) protects the device from current flowing into LX. If the negative current limit is exceeded, the synchronous rectifier turns off, forcing the inductor current to flow through the high-side MOSFET body diode, back to the input, until the beginning of the next cycle or until the inductor current drops to zero. The MAX1951A utilizes a pulse-skip mode to prevent overheating during short-circuit output conditions. The device enters pulse-skip mode when the FB voltage drops below 300 mV , limiting the current to 3 A (typ) and reducing power dissipation. Normal operation resumes upon removal of the short-circuit condition.

# 1 MHz, 2A, 2.6V to 5.5V Input, PWM DC-DC Step-Down Regulator with Enable 



Figure 1. Functional Diagram

## Vcc Decoupling

Due to the high switching frequency and tight output tolerance (1.5\%), decouple VCC with a $0.1 \mu \mathrm{~F}$ capacitor connected from VCC to GND, and a $10 \Omega$ resistor connected from VCC to IN. Place the capacitor as close as possible to $\mathrm{V}_{\mathrm{Cc}}$.

## Soft-Start

The MAX1951A employs digital soft-start circuitry to reduce supply inrush current during startup conditions. When the device exits undervoltage lockout (UVLO) shutdown mode, or restarts following a thermal-overload event, or EN is driven high, the digital soft-start circuitry slowly ramps up the voltage to the error-amplifier noninverting input.

## Undervoltage Lockout

If VCc drops below 2.07 V , the UVLO circuit inhibits switching. Once VCC rises above 2.19 V , the UVLO clear and the soft-start sequence activates.

## Shutdown Mode

Use the enable input, EN, to turn on or off the MAX1951A. Connect EN to VCC for normal operation. Connect EN to GND to place the device in shutdown. Shutdown causes
the internal switches to stop switching and forces LX into a high-impedance state. In shutdown, the MAX1951A draws $500 \mu \mathrm{~A}$ of supply current. The device initiates a soft-start sequence when brought out of shutdown.

Thermal-Overload Protection
Thermal-overload protection limits total power dissipation in the device. When the junction temperature exceeds $\mathrm{T} J=+165^{\circ} \mathrm{C}$, a thermal sensor forces the device into shutdown, allowing the die to cool. The thermal sensor turns the device on again after the junction temperature cools by $9^{\circ} \mathrm{C}$, resulting in a pulsed output during continuous overload conditions. Following a thermal-shutdown condition, the soft-start sequence begins.

## Safe Startup into Prebiased Output

The MAX1951A can start up safely even with a prebiased output. A zero crossover detection (ZCD) circuit turns on the switches only after the soft-start ramping voltage equals the prebiased output voltage. If the prebiased output voltage is greater than the set voltage, the ZCD circuit turns on the low-side switch (after the soft-start period is over) to discharge the output capacitor until its voltage equals the set voltage.

# 1 MHz, 2A, 2.6V to 5.5V Input, PWM DC-DC Step-Down Regulator with Enable 

## Design Procedure

## Adjustable Output Voltage

The MAX1951A provides an adjustable output voltage between 0.8 V and VIN . Connect FB to output for 0.8 V output. To set the output voltage of the MAX1951A to a voltage greater than $\mathrm{V}_{\mathrm{FB}}$ ( 0.8 V typ), connect the output to FB and GND using a resistive divider, as shown in Figure 2. Choose R2 between $2 k \Omega$ and $20 \mathrm{k} \Omega$, and set R3 according to the following equation:

$$
R 3=R 2 \times\left[\left(V_{\text {OUT }} / V_{\text {FB }}\right)-1\right]
$$

The MAX1951A PWM circuitry is capable of a stable minimum duty cycle of $18 \%$. This limits the minimum output voltage that can be generated to $0.18 \times$ VIN with an absolute minimum of 0.8 V . Instability may result for VIN/VOUT ratios below 0.18 .

Output Inductor Design Use a $2 \mu \mathrm{H}$ inductor with a minimum 2A-rated DC current for most applications. For best efficiency, use an inductor with a DC resistance of less than $20 \mathrm{~m} \Omega$ and a saturation current greater than 3A (min). See Table 2 for recommended inductors and manufacturers. For most designs, derive a reasonable inductor value (LINIT) from the following equation:

$$
\text { LINIT }=\text { VOUT } \times(\text { VIN }- \text { VOUTT }) /(V \text { IN } \times \text { LIR } \times \operatorname{lOUT}(M A X) \times f S W)
$$

where fsw is the switching frequency ( 1 MHz typ) of the oscillator. Keep the inductor current ripple percentage LIR between $20 \%$ and $40 \%$ of the maximum load current for the best compromise of cost, size, and performance. Calculate the maximum inductor current as:

$$
\operatorname{IL}(M A X)=(1+\operatorname{LIR} / 2) \times \operatorname{IOUT}(M A X)
$$

Check the final values of the inductor with the output ripple voltage requirement. The output ripple voltage is given by:
VRIPPLE $=$ VOUT $\times($ VIN - VOUT $) \times$ ESR/(VIN $\times$ LFINAL $\times f$ fw $)$ where ESR is the equivalent series resistance of the output capacitors.

## Input Capacitor Design

The input filter capacitor reduces peak currents drawn from the power source and reduces noise and voltage ripple on the input caused by the circuit's switching. The input capacitor must meet the ripple current requirement (IRMS) imposed by the switching currents defined by the following equation:

$$
\left.\mathrm{I}_{\text {RMS }}=\left(1 / \mathrm{V}_{\text {IN }}\right) \times \sqrt{\left(\text { lout }^{2} \times \mathrm{V}_{\text {OUT }} \times\left(\mathrm{V}_{\text {IN }}-\mathrm{V}_{\text {OUT }}\right)\right.}\right)
$$

For duty ratios less than 0.5, the input capacitor RMS current is higher than the calculated current. Therefore,
use a $+20 \%$ margin when calculating the RMS current at lower duty cycles. Use ceramic capacitors for their low ESR and equivalent series inductance (ESL). Choose a capacitor that exhibits less than $10^{\circ} \mathrm{C}$ temperature rise at the maximum operating RMS current for optimum long-term reliability.
After determining the input capacitor, check the input ripple voltage due to capacitor discharge when the high-side MOSFET turns on. Calculate the input ripple voltage as follows:

$$
\text { VIN_RIPPLE }=(\text { IOUT } \times \text { VOUT }) /(f S W \times \text { VIN } \times \text { CIN })
$$

Keep the input ripple voltage less than $3 \%$ of the input voltage.

## Output Capacitor Design

The key selection parameters for the output capacitor are capacitance, ESR, ESL, and the voltage rating requirements. These affect the overall stability, output ripple voltage, and transient response of the DC-DC converter. The output ripple occurs due to variations in the charge stored in the output capacitor, the voltage drop due to the capacitor's ESR, and the voltage drop due to the capacitor's ESL. Calculate the output voltage ripple due to the output capacitance, ESR, and ESL as:

$$
V_{\text {RIPPLE }}=V_{R I P P L E}(C)+V_{R I P P L E}(E S R)+V_{\text {RIPPLE }}(E S L)
$$

where the output ripple due to output capacitance, ESR, and ESL is:

$$
\begin{aligned}
& V_{R I P P L E}(\mathrm{C})=\mathrm{IP}-\mathrm{P} /(8 \times \text { CoUT } \times \mathrm{fSW}) \\
& \mathrm{V}_{\text {RIPPLE }}(\mathrm{ESR})=\mathrm{IP}-\mathrm{P} \times \mathrm{ESR} \\
& \mathrm{~V}_{\mathrm{RIPPLE}(\mathrm{ESL})}=(\mathrm{IP}-\mathrm{P} / \mathrm{tON}) \times \mathrm{ESL} \text { or }(\mathrm{IP}-\mathrm{P} / \mathrm{toFF}) \times \mathrm{ESL}, \\
& \text { whichever is greater }
\end{aligned}
$$

and IP-P the peak-to-peak inductor current is:

$$
\text { IP-P } \left.=\left[\left(V_{I N}-V_{O U T}\right) / f S W \times L\right)\right] \times V_{O U T} / V_{I N}
$$

Use these equations for initial capacitor selection, but determine final values by testing a prototype or evaluation circuit. As a rule, a smaller ripple current results in less output-voltage ripple. Since the inductor ripple current is a factor of the inductor value, the outputvoltage ripple decreases with larger inductance. Use ceramic capacitors for their low ESR and ESL at the switching frequency of the converter. The low ESL of ceramic capacitors makes ripple voltages negligible. Load-transient response depends on the selected output capacitor. During a load transient, the output instantly changes by ESR $\times \Delta$ lLOAD. Before the controller can respond, the output deviates further, depending on the inductor and output capacitor values. After a short time (see the Load Transient graph in the Typical Operating Characteristics), the controller responds by regulating the output voltage back to its

# 1MHz, 2A, 2.6V to 5.5V Input, PWM DC-DC Step-Down Regulator with Enable 

nominal state. The controller response time depends on the closed-loop bandwidth. A higher bandwidth yields a faster response time, thus preventing the output from deviating further from its regulating value.

## Compensation Design

The double pole formed by the inductor and output capacitor of most voltage-mode controllers introduces a large phase shift that requires an elaborate compensation network to stabilize the control loop. The MAX1951A utilizes a current-mode control scheme that regulates the output voltage by forcing the required current through the external inductor, eliminating the double pole caused by the inductor and output capacitor, and greatly simplifying the compensation network. A simple type 1 compensation with single compensation resistor $\left(\mathrm{R}_{1}\right)$ and compensation capacitor $\left(\mathrm{C}_{2}\right)$ in Figure 2 creates a stable and high-bandwidth loop.
An internal transconductance error amplifier compensates the control loop. Connect a series resistor and capacitor between COMP (the output of the error amplifier) and GND to form a pole-zero pair. The external inductor, internal current-sensing circuitry, output capacitor, and the external compensation circuit determine the loop system stability. Choose the inductor and output capacitor based on performance, size, and cost. Additionally, select the compensation resistor and capacitor to optimize control-loop stability. The component values shown in the typical application circuit (Figure 2) yield stable operation over a broad range of input-to-output voltages.
The basic regulator loop consists of a power modulator, an output feedback divider, and an error amplifier. The power modulator has DC gain set by gmc $\times$ RLOAD, with a pole-zero pair set by RLOAD, the output capacitor (COUT), and its ESR. The following equations define the power modulator:
Modulator gain:

$$
\mathrm{GMOD}=\Delta \mathrm{VOUT}_{\mathrm{O}} / \Delta \mathrm{V}_{\mathrm{COMP}}=\mathrm{gmc}_{\mathrm{m}} \times \mathrm{R}_{\mathrm{LOAD}}
$$

Modulator pole frequency:
fрмOD $=1 /(2 \times \pi \times$ COUT $\times($ RLOAD + ESR $))$
Modulator zero frequency:

$$
\mathrm{fZESR}=1 /(2 \times \pi \times \text { COUT } \times \text { ESR })
$$

where RLOAD $=$ VOUT/IOUT(MAX) and gmc $=4.2 \mathrm{~S}$.
The feedback divider has a gain of $G_{F B}=V_{F B} / V_{\text {OUT }}$, where $V_{F B}$ is equal to 0.8 V . The transconductance error amplifier has a DC gain, GEA(DC), of 70 dB . The compensation capacitor, $\mathrm{C}_{2}$, and the output resistance of the error amplifier, ROEA ( $20 \mathrm{M} \Omega$ ), set the dominant pole. $\mathrm{C}_{2}$ and $\mathrm{R}_{1}$ set a compensation zero. Calculate the dominant pole frequency as:

$$
\text { fpea }=1 /\left(2 \pi \times C_{2} \times \text { ROEA }\right)
$$

Determine the compensation zero frequency as:

$$
\text { fZEA }=1 /\left(2 \pi \times C_{2} \times R_{1}\right)
$$

For best stability and response performance, set the closed-loop unity-gain frequency much higher than the modulator pole frequency. In addition, set the closedloop crossover unity-gain frequency less than, or equal to $1 / 5$ of the switching frequency. However, set the maximum zero crossing frequency to less than $1 / 3$ of the zero frequency set by the output capacitance and its ESR when using POSCAP, SPCAP, OSCON, or other electrolytic capacitors. The loop-gain equation at the unity-gain frequency is:

$$
\mathrm{GEA}_{\mathrm{E}(\mathrm{fc})} \times \mathrm{GMOD}(\mathrm{fc}) \times \mathrm{VFB}_{\mathrm{FB}} / \mathrm{VOUT}^{2}=1
$$

where $G_{E A(f c)}=g m E A \times R_{1}$, and $G_{M O D}(f c)=g m c \times$ RLOAD $\times \mathrm{fpMOD} / \mathrm{fc}$, where $\mathrm{gmEA}=60 \mu \mathrm{~S}$.
$R_{1}$ calculated as:

$$
\mathrm{R}_{1}=\mathrm{V}_{\text {OUT }} \times \mathrm{K} /(\mathrm{gmEA} \times \mathrm{VFB} \times \mathrm{GMOD}(\mathrm{fc}))
$$

where K is the correction factor due to the extra phase introduced by the current loop at high frequencies ( $>100 \mathrm{kHz}$ ). K is related to the value of the output capacitance (see Table 1 for values of $K$ vs. C). Set the error-amplifier compensation zero formed by $\mathrm{R}_{1}$ and $\mathrm{C}_{2}$ at the modulator pole frequency at maximum load. $\mathrm{C}_{2}$ is calculated as follows:

$$
\mathrm{C}_{2}=\left(2 \times \operatorname{VOUT} \times \operatorname{COUT} /\left(\mathrm{R}_{1} \times \operatorname{lOUT}(\mathrm{MAX})\right)\right.
$$

As the load current decreases, the modulator pole also decreases; however, the modulator gain increases accordingly, resulting in a constant closed-loop unitygain frequency. Use the following numerical example to calculate $R_{1}$ and $C_{2}$ values of the typical application circuit of Figure 2.
VOUT $=1.5 \mathrm{~V}$
IOUT(MAX) $=2 \mathrm{~A}$
Table 1. K Value

|  |  | DESCRIPTION |
| :---: | :---: | :--- |
| Cout ( $\mu \mathrm{F})$ | K | Values are for output inductance from $1.2 \mu \mathrm{H}$ |
| 10 | 0.55 | to $2.2 \mu \mathrm{H}$. Do not use output inductors larger |
| 22 | 0.47 | than $2.2 \mu \mathrm{H}$. Use fc $=200 \mathrm{kHz}$ to calculate $\mathrm{R}_{1}$. |

COUT $=10 \mu \mathrm{~F}$
RESR $=0.010 \Omega$
gmEA $=60 \mu \mathrm{~S}$
gmc $=4.2 \mathrm{~S}$
fSWITCH $=1 \mathrm{MHz}$

## 1MHz, 2A, 2.6V to 5.5V Input, PWM DC-DC Step-Down Regulator with Enable

```
RLOAD \(=\) VOUT/IOUT(MAX) \(=1.5 \mathrm{~V} / 2 \mathrm{~A}=0.75 \Omega\)
fpmod \(=[1 /(2 \pi \times\) Cout \(\times(\) RLOAD + ResR \()]\)
    \(=\left[1 /\left(2 \times \pi \times 10 \times 10^{-6} \times(0.75+0.01)\right]=20.9 \mathrm{~Hz}\right.\).
fzesR \(=[1 /(2 \pi \times\) Cout \(\times\) RESR \()]\)
    \(=\left[1 /\left(2 \times \pi \times 10 \times 10^{-6} \times 0.01\right)\right]=1.59 \mathrm{MHz}\).
```

For a $2 \mu \mathrm{H}$ output inductor, pick the closed-loop unitygain crossover frequency (fc) at 200kHz. Determine the power modulator gain at fc:
GMOD(fc) $=$ gmc $\times$ RLOAD $\times f p M O D / f C=4.2 \times 0.75 \times$ $20.9 \mathrm{kHz} / 200 \mathrm{kHz}=0.33$
then:

$$
\begin{aligned}
& R_{1}=V_{0} \times K /\left(\text { gmEA } \times V_{F B} \times G_{m o d(f C)}\right)=(1.5 \times \\
& 0.55) /\left(60 \times 10^{-6} \times 0.8 \times 0.33\right) \approx 52.3 \mathrm{k} \Omega(1 \%) \\
& \mathrm{C}_{2}=(2 \times \text { VOUT } \times \text { COUT)/R1 } \times \text { IOUT(MAX) } \\
& =\left(2 \times 1.5 \times 10 \times 10^{-6}\right) /(52.3 \mathrm{k} \Omega \times 2) \\
& \approx 143 \mathrm{pF} \text {, choose 150pF, 10\% }
\end{aligned}
$$

## Applications Information

## PCB Layout Considerations

Careful PCB layout is critical to achieve clean and stable operation. The switching power stage requires particular attention. Follow these guidelines for good PCB layout:

1) Place decoupling capacitors as close as possible to the IC. Keep the power ground plane (connected to PGND) and signal ground plane (connected to GND) separate.
2) Connect input and output capacitors to the power ground plane; connect all other capacitors to the signal ground plane.
3) Keep the high-current paths as short and wide as possible. Keep the path of switching current (C1 to IN and C1 to PGND) short. Avoid vias in the switching paths.
4) If possible, connect $I N, L X$, and PGND separately to a large copper area to help cool the IC to further improve efficiency and long-term reliability.
5) Ensure all feedback connections are short and direct. Place the feedback resistors as close as possible to the IC.
6) Route high-speed switching nodes away from sensitive analog areas (FB, COMP).

## Thermal Considerations

See the MAX1951A Evaluation Kit for an optimized layout example. Thermal performance can be further improved with one of the following options:

1) Increase the copper areas connected to GND, LX, and IN.
2) Provide thermal vias next to GND and IN, to the ground plane and power plane on the back side of PCB with openings in the solder mask next to the vias to provide better thermal conduction.
3) Provide forced-air cooling to further reduce case temperature.

## 1MHz, 2A, 2.6V to 5.5V Input, PWM DC-DC Step-Down Regulator with Enable



VLS6トXVW

Figure 2. MAX1951A Adjustable Output Typical Application Circuit

## 1MHz, 2A, 2.6V to 5.5V Input, PWM DC-DC Step-Down Regulator with Enable

Table 2. External Components List

| COMPONENT (FIGURE 2) | FUNCTION | DESCRIPTION |
| :---: | :---: | :--- |
| L1 | Output inductor | $2 \mu \mathrm{H} \pm 20 \%$ inductor <br> Sumida CDRH4D28-1R8 or <br> TOKO A915AY-2R0M |
| C1 | Input filtering capacitor | $10 \mu \mathrm{~F} \pm 20 \%, 6.3 \mathrm{~V}$ X5R capacitor <br> Taiyo Yuden JMK316BJ106ML or <br> TDK C3216X5ROJ106MT |
| C2 | Compensation capacitor | $220 \mathrm{pF} \pm 10 \%, 50 \mathrm{~V}$ capacitor <br> Murata GRM1885C1HZZ1JA01 or <br> Taiyo Yuden UMK107CH221KZ |
| C3 | Output filtering capacitor | $10 \mu \mathrm{~F} \pm 20 \%, 6.3 \mathrm{~V}$ X5R capacitor <br> Taiyo Yuden JMK316BJ106ML or <br> TDK C3216X5ROJ106MT |
| C4 | VCc bypass capacitor | $0.14 F \pm 20 \%, 16 \mathrm{~V}$ X7R capacitor <br> Taiyo Yuden EMK107BJ104MA, <br> TDK C1608X7R1C104K, or <br> Murata GRM188R171C104KA01 |
| R1 | Loop compensation resistor | Figure 2 |
| R2 | Feedback resistor | Figure 2 |
| R3 | Feedback resistor | Figure 2 |
| R4 | Bypass resistor | $10 \Omega \pm 5 \%$ resistor |

Table 3. Component Suppliers

| MANUFACTURER |  |
| :--- | :--- |
| Murata Electronics North America, Inc. | www.murata-northamerica.com |
| Sumida Corp. | www.sumida.com |
| Taiyo Yuden | www.t-yuden.com |
| TDK Corp. | www.component.tdk.com |
| TOKO America, Inc. | www.tokoam.com |

## Chip Information

PROCESS: BiCMOS

## Package Information

For the latest package outline information and land patterns, go to www.maxim-ic.com/packages.

| PACKAGE TYPE | PACKAGE CODE | DOCUMENT NO. |
| :---: | :---: | :---: |
| 8 SO | S8-6F | $\underline{\mathbf{2 1 - 0 0 4 1}}$ |

## Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery \& Lifecycle Information:

Analog Devices Inc.:
MAX1951AESA + MAX1951AESA + T

