


# LC<sup>2</sup>MOS 8-Bit DAC with Output Amplifiers

## AD7224

### FEATURES

8-Bit CMOS DAC with Output Amplifiers Operates with Single or Dual Supplies Low Total Unadjusted Error: Less Than 1 LSB Over Temperature Extended Temperature Range Operation μP-Compatible with Double Buffered Inputs Standard 18-Pin DIPs, and 20-Terminal Surface Mount Package and SOIC Package

## FUNCTIONAL BLOCK DIAGRAM



## **GENERAL DESCRIPTION**

The AD7224 is a precision 8-bit voltage-output, digital-toanalog converter, with output amplifier and double buffered interface logic on a monolithic CMOS chip. No external trims are required to achieve full specified performance for the part.

The double buffered interface logic consists of two 8-bit registers-an input register and a DAC register. Only the data held in the DAC registers determines the analog output of the converter. The double buffering allows simultaneous update in a system containing multiple AD7224s. Both registers may be made transparent under control of three external lines,  $\overline{CS}$ ,  $\overline{WR}$ and  $\overline{LDAC}$ . With both registers transparent, the  $\overline{RESET}$  line functions like a zero override; a useful function for system calibration cycles. All logic inputs are TTL and CMOS (5 V) level compatible and the control logic is speed compatible with most 8-bit microprocessors.

Specified performance is guaranteed for input reference voltages from +2 V to +12.5 V when using dual supplies. The part is also specified for single supply operation using a reference of +10 V. The output amplifier is capable of developing +10 V across a 2 k $\Omega$  load.

The AD7224 is fabricated in an all ion-implanted high speed Linear Compatible CMOS ( $LC^2MOS$ ) process which has been specifically developed to allow high speed digital logic circuits and precision analog circuits to be integrated on the same chip.

## **PRODUCT HIGHLIGHTS**

- 1. DAC and Amplifier on CMOS Chip The single-chip design of the 8-bit DAC and output amplifier is inherently more reliable than multi-chip designs. CMOS fabrication means low power consumption (35 mW typical with single supply).
- 2. Low Total Unadjusted Error

The fabrication of the AD7224 on Analog Devices Linear Compatible CMOS ( $LC^2MOS$ ) process coupled with a novel DAC switch-pair arrangement, enables an excellent total unadjusted error of less than 1 LSB over the full operating temperature range.

3. Single or Dual Supply Operation

The voltage-mode configuration of the AD7224 allows operation from a single power supply rail. The part can also be operated with dual supplies giving enhanced performance for some parameters.

4. Versatile Interface Logic

The high speed logic allows direct interfacing to most microprocessors. Additionally, the double buffered interface enables simultaneous update of the AD7224 in multiple DAC systems. The part also features a zero override function.

#### REV. B

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

# AD7224-SPECIFICATIONS

## **DUAL SUPPLY**

 $(V_{DD} = 11.4 \text{ V to } 16.5 \text{ V}, V_{SS} = -5 \text{ V} \pm 10\%$ ; AGND = DGND = 0 V;  $V_{REF} = +2 \text{ V to } (V_{DD} - 4 \text{ V})^1$  unless otherwise noted. All specifications  $T_{MIN}$  to  $T_{MAX}$  unless otherwise noted.)

Parameter	K, B, T Versions <sup>2</sup>	L, C, U Versions <sup>2</sup>	Units	Conditions/Comments
STATIC PERFORMANCE				
Resolution	8	8	Bits	
Total Unadjusted Error	$\pm 2$	±1	LSB max	$V_{DD} = +15 \text{ V} \pm 5\%$ , $V_{REF} = +10 \text{ V}$
Relative Accuracy	±1	$\pm 1/2$	LSB max	
Differential Nonlinearity	±1	±1	LSB max	Guaranteed Monotonic
Full-Scale Error	$\pm 3/2$	±1	LSB max	
Full-Scale Temperature Coefficient	±20	±20	ppm/°C max	$V_{DD} = 14 \text{ V}$ to 16.5 V, $V_{REF} = +10 \text{ V}$
Zero Code Error	±30	±20	mV max	$\mathbf{v}_{\mathrm{DD}} = 11 \mathbf{v}$ to 10.0 $\mathbf{v}$ , $\mathbf{v}_{\mathrm{REF}} = +10 \mathbf{v}$
Zero Code Error Temperature Coefficient	±50	±20 ±30	μV/°C typ	
REFERENCE INPUT			1999 - 1911	
Voltage Range	2 to (V <sub>DD</sub> - 4)	2 to (V <sub>DD</sub> - 4)	V min to V max	
	2 to (V <sub>DD</sub> - 4)	2 to (V <sub>DD</sub> - 4) 8	k $\Omega$ min	
Input Resistance	-			
Input Capacitance <sup>3</sup>	100	100	pF max	Occurs when DAC is loaded with all 1s.
DIGITAL INPUTS				
Input High Voltage, V <sub>INH</sub>	2.4	2.4	V min	
Input Low Voltage, V <sub>INL</sub>	0.8	0.8	V max	
Input Leakage Current	±1	±1	μA max	$V_{IN} = 0 V \text{ or } V_{DD}$
Input Capacitance <sup>3</sup>	8	8	pF max	
Input Coding	Binary	Binary	-	
DYNAMIC PERFORMANCE				
Voltage Output Slew Rate <sup>3</sup>	2.5	2.5	V/µs min	
Voltage Output Settling Time <sup>3</sup>	2.0	2.0	v/po mm	
Positive Full-Scale Change	5	5	μs max	$V_{REF}$ = +10 V; Settling Time to ±1/2 LSB
Negative Full-Scale Change	7	7		$V_{\text{REF}} = +10$ V; Settling Time to $\pm 1/2$ LSB $V_{\text{REF}} = +10$ V; Settling Time to $\pm 1/2$ LSB
			μs max	•
Digital Feedthrough	50	50	nV secs typ	$V_{\text{REF}} = 0 V$
Minimum Load Resistance	2	2	kΩ min	$V_{OUT} = +10 \text{ V}$
POWER SUPPLIES				
V <sub>DD</sub> Range	11.4/16.5	11.4/16.5	V min/V max	For Specified Performance
V <sub>SS</sub> Range	4.5/5.5	4.5/5.5	V min/V max	For Specified Performance
I <sub>DD</sub>				
@ 25°C	4	4	mA max	Outputs Unloaded; V <sub>IN</sub> = V <sub>INL</sub> or V <sub>INH</sub>
T <sub>MIN</sub> to T <sub>MAX</sub>	6	6	mA max	Outputs Unloaded; $V_{IN} = V_{INL}$ or $V_{INH}$
I <sub>SS</sub>				
@ 25°C	3	3	mA max	Outputs Unloaded; $V_{IN} = V_{INL}$ or $V_{INH}$
T <sub>MIN</sub> to T <sub>MAX</sub>	5	5	mA max	Outputs Unloaded; $V_{IN} = V_{INL}$ or $V_{INH}$
SWITCHING CHARACTERISTICS <sup>3, 4</sup>				
t <sub>1</sub>				
<sup>-1</sup> @ 25°C	90	90	ns min	Chip Select/Load DAC Pulse Width
$T_{MIN}$ to $T_{MAX}$	90	90	ns min	emp beleet Loud Dire i dise Widdi
$t_2$	00	00	115 11111	
<sup>2</sup> @ 25°C	90	90	ns min	Write/Reset Pulse Width
$T_{MIN}$ to $T_{MAX}$	90	90	ns min	White/heset I disc Width
t <sub>3</sub>	50	50	115 11111	
@ 25°C	0	0	ns min	Chip Select/Load DAC to Write Setup Time
	0	0	ns min	Chip Select/Load DAC to write Setup Thile
$T_{MIN}$ to $T_{MAX}$	U	0		
t <sub>4</sub> @ 25°C	0	0	ne min	Chip Select/Load DAC to Write Hold Time
	0		ns min	Cinp Select/Load DAC to write Hold Time
$T_{MIN}$ to $T_{MAX}$	0	0	ns min	
t <sub>5</sub>	00	00	.	
@ 25°C	90	90	ns min	Data Valid to Write Setup Time
T <sub>MIN</sub> to T <sub>MAX</sub>	90	90	ns min	
t <sub>6</sub>				
@ 25°C	10	10	ns min	Data Valid to Write Hold Time
T <sub>MIN</sub> to T <sub>MAX</sub>	10	10	ns min	

NOTES

<sup>1</sup>Maximum possible reference voltage. <sup>2</sup>Temperature ranges are as follows:

K, L Versions: -40°C to +85°C B, C Versions: -40°C to +85°C

T, U Versions: -55°C to +125°C

<sup>3</sup>Sample Tested at 25°C by Product Assurance to ensure compliance. <sup>4</sup>Switching characteristics apply for single and dual supply operation.

Specifications subject to change without notice.

# $\label{eq:single_signal} \begin{array}{l} \text{SINGLE SUPPLY} & (V_{DD} = +15 \text{ V} \pm 5\%; \text{ V}_{SS} = \text{ AGND} = \text{DGND} = 0 \text{ V}; \text{ V}_{REF} = +10 \text{ V}^1 \text{ unless otherwise noted.} \\ \text{All specifications } T_{MIN} \text{ to } T_{MAX} \text{ unless otherwise noted.} \end{array}$

Parameter	K, B, T Versions <sup>2</sup>	L, C, U Versions <sup>2</sup>	Units	Conditions/Comments
STATIC PERFORMANCE Resolution Total Unadjusted Error Differential Nonlineerity	$8\\\pm 2\\\pm 1$	$8\\\pm 2\\\pm 1$	Bits LSB max LSP may	Currenteed Manatonia
Differential Nonlinearity	<u><u> </u></u>	<u><u> </u></u>	LSB max	Guaranteed Monotonic
REFERENCE INPUT Input Resistance Input Capacitance <sup>3</sup>	8 100	8 100	kΩ min pF max	Occurs when DAC is loaded with all 1s.
DIGITAL INPUTS Input High Voltage, V <sub>INH</sub> Input Low Voltage, V <sub>INL</sub> Input Leakage Current Input Capacitance <sup>3</sup> Input Coding	2.4 0.8 ±1 8 Binary	2.4 0.8 ±1 8 Binary	V min V max μA max pF max	$V_{\rm IN}$ = 0 V or $V_{\rm DD}$
DYNAMIC PERFORMANCE Voltage Output Slew Rate <sup>4</sup> Voltage Output Settling Time <sup>4</sup>	2	2	V/µs min	
Positive Full-Scale Change Negative Full-Scale Change Digital Feedthrough <sup>3</sup> Minimum Load Resistance	5 20 50 2	5 20 50 2	μs max μs max nV secs typ kΩ min	Settling Time to $\pm 1/2$ LSB Settling Time to $\pm 1/2$ LSB $V_{REF} = 0$ V $V_{OUT} = +10$ V
POWER SUPPLIES				
V <sub>DD</sub> Range I <sub>DD</sub>	14.25/15.75	14.25/15.75	V min/V max	For Specified Performance
@ 25°C T <sub>MIN</sub> to T <sub>MAX</sub>	4 6	4 6	mA max mA max	Outputs Unloaded; $V_{IN} = V_{INL}$ or $V_{INH}$ Outputs Unloaded; $V_{IN} = V_{INL}$ or $V_{INH}$
SWITCHING CHARACTERISTICS <sup>3, 4</sup>				
t <sub>1</sub> @ 25°C T <sub>MIN</sub> to T <sub>MAX</sub>	90 90	90 90	ns min ns min	Chip Select/Load DAC Pulse Width
$t_2$ @ 25°C T <sub>MIN</sub> to T <sub>MAX</sub>	90 90	90 90	ns min ns min	Write/Reset Pulse Width
t <sub>3</sub> @ 25°C T <sub>MIN</sub> to T <sub>MAX</sub>	0 0	0 0	ns min ns min	Chip Select/Load DAC to Write Setup Time
t4 @ 25°C T <sub>MIN</sub> to T <sub>MAX</sub>	0 0	0 0	ns min ns min	Chip Select/Load DAC to Write Hold Time
t₅ @ 25°C T <sub>MIN</sub> to T <sub>MAX</sub>	90 90	90 90	ns min ns min	Data Valid to Write Setup Time
t <sub>6</sub> @ 25°C T <sub>MIN</sub> to T <sub>MAX</sub>	10 10	10 10	ns min ns min	Data Valid to Write Hold Time

NOTES

<sup>1</sup>Maximum possible reference voltage.

<sup>2</sup>Temperature ranges are as follows: AD7224KN, LN: 0°C to +70°C

AD7224BQ, CQ: -25°C to +85°C

AD7224TD, UD: -55°C to +125°C

<sup>3</sup>See Terminology. <sup>4</sup>Sample tested at 25°C by Product Assurance to ensure compliance.

Specifications subject to change without notice.

## ABSOLUTE MAXIMUM RATINGS<sup>1</sup>

$V_{\text{DD}}$ to AGND $\ldots \ldots \ldots$
$V_{DD}$ to DGND0.3 V, +17 V
$V_{DD}$ to $V_{SS}$ 0.3 V, +24 V
AGND to DGND
Digital Input Voltage to DGND $\dots \dots -0.3 \text{ V}, \text{ V}_{\text{DD}} + 0.3 \text{ V}$
$V_{\text{REF}}$ to $\overrightarrow{\text{AGND}}$ 0.3 V, $V_{\text{DD}}$ + 0.3 V
$V_{OUT}$ to AGND <sup>2</sup> $V_{SS}$ , $V_{DD}$
Power Dissipation (Any Package) to +75°C 450 mW
Derates above 75°C by 6 mW/°C
Operating Temperature
Commercial (K, L Versions)40°C to +85°C
Industrial (B, C Versions)40°C to +85°C
Extended (T, U Versions)55°C to +125°C
Storage Temperature
Lead Temperature (Soldering, 10 secs) +300°C

#### NOTES

<sup>1</sup>Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

<sup>2</sup>The outputs may be shorted to AGND provided that the power dissipation of the package is not exceeded. Typically short circuit current to AGND is 60 mA.

#### **ORDERING GUIDE**

Model <sup>1</sup>	Temperature Range	Total Unadjusted Error (LSB)	Package Option <sup>2</sup>
AD7224KN	-40°C to +85°C	±2 max	N-18
AD7224LN	-40°C to +85°C	±1 max	N-18
AD7224KP	-40°C to +85°C	$\pm 2 \max$	P-20A
AD7224LP	-40°C to +85°C	±1 max	P-20A
AD7224KR-1	-40°C to +85°C	$\pm 2 \max$	R-20
AD7224LR-1	-40°C to +85°C	$\pm 1 \max$	R-20
AD7224KR-18	-40°C to +85°C	$\pm 2 \max$	R-18
AD7224LR-18	-40°C to +85°C	±1 max	R-18
AD7224BQ	-40°C to +85°C	$\pm 2 \max$	Q-18
AD7224CQ	-40°C to +85°C	±1 max	Q-18
AD7224TQ	-55°C to +125°C	$\pm 2 \max$	Q-18
AD7224UQ	-55°C to +125°C	±1 max	Q-18
AD7224TE	-55°C to +125°C	$\pm 2 \max$	E-20A
AD7224UE	-55°C to +125°C	$\pm 1 \max$	E-20A
NOTES			

#### NOTES

<sup>1</sup>To order MIL-STD-883 processed parts, add /883B to part number.

Contact your local sales office for military data sheet.


<sup>2</sup>E = Leadless Ceramic Chip Carrier; N = Plastic DIP;

P = Plastic Leaded Chip Carrier; Q = Cerdip; R = SOIC.

## CAUTION .

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD7224 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.





## $V_{OUT} = D \ \Psi V_{REF}$

where D is a fractional representation of the digital input code and can vary from 0 to 255/256.

## **OP-AMP SECTION**

The voltage-mode D/A converter output is buffered by a unity gain noninverting CMOS amplifier. This buffer amplifier is capable of developing +10 V across a 2 W load and can drive capacitive loads of 3300 pF.

The AD7224 can be operated single or dual supply resulting in different performance in some parameters from the output amplifier. In single supply operation ( $V_{SS} = 0 V = AGND$ ) the sink capability of the amplifier, which is normally 400 mA, is reduced as the output voltage nears AGND. The full sink capability of 400 mA is maintained over the full output voltage range by tying  $V_{SS}$  to D5 V. This is indicated in Figure 2.




Table I. AD7224 Truth Table

RESET	LDAC	WR	<b>CS</b>	Function
Н	L	L	L	Both Registers are Transparent
Н	X	Н	X	Both Registers are Latched
Н	Н	Х	Н	Both Registers are Latched
Н	Н	L	L	Input Register Transparent
Н	Н	Ł	L	Input Register Latched
Н	L	L	Н	DAC Register Transparent
Н	L	Ŧ	Н	DAC Register Latched
L	X	X	X	Both Registers Loaded
				With All Zeros
Ł	Н	Н	Н	Both Register Latched With All Zeros
_				and Output Remains at Zero
Ł	L	L	L	Both Registers are Transparent and
				Output Follows Input Data

H = High State, L = Low State, X = Don't Care.

All control inputs are level triggered.

The contents of both registers are reset by a low level on the RESET line. With both registers transparent, the RESET line functions like a zero override with the output brought to 0 V for the duration of the RESET pulse. If both registers are latched, a "LOW" pulse on RESET will latch all 0s into the registers and the output remains at 0 V after the RESET line has returned "HIGH". The RESET line can be used to ensure power-up to 0 V on the AD7224 output and is also useful, when used as a zero override, in system calibration cycles. Figure 3 shows the input control logic for the AD7224.





Figure 3. Input Control Logic



NOTES

1. ALL INPUT SIGNAL RISE AND FALL TIMES MEASURED FROM 10% TO 90% OF  $V_{DD}$ . t<sub>r</sub> = t<sub>f</sub> = 20ns OVER  $V_{DD}$  RANGE  $V_{INU} + V_{INU}$ 

2. TIMING MEASUREMENT REFERENCE LEVEL IS  $\frac{v_{\text{INH}} + v_{\text{IN}}}{2}$ 

Figure 4. Write Cycle Timing Diagram

## SPECIFICATION RANGES

For the DAC to maintain specified accuracy, the reference voltage must be at least 4 V below the  $V_{\rm DD}$  power supply voltage. This voltage differential is required for correct generation of bias voltages for the DAC switches.

With dual supply operation, the AD7224 has an extended  $V_{DD}$  range from +12 V  $\pm$  5% to +15 V  $\pm$  10% (i.e., from +11.4 V to +16.5 V). Operation is also specified for a single  $V_{DD}$  power supply of +15 V  $\pm$  5%.

Performance is specified over a wide range of reference voltages from 2 V to  $(V_{\rm DD}$ –4 V) with dual supplies. This allows a range of standard reference generators to be used such as the AD580,

a +2.5 V bandgap reference and the AD584, a precision +10 V reference. Note that in order to achieve an output voltage range of 0 V to +10 V, a nominal +15 V  $\pm$  5% power supply voltage is required by the AD7224.

## **GROUND MANAGEMENT**

AC or transient voltages between AGND and DGND can cause noise at the analog output. This is especially true in microprocessor systems where digital noise is prevalent. The simplest method of ensuring that voltages at AGND and DGND are equal is to tie AGND and DGND together at the AD7224. In more complex systems where the AGND and DGND intertie is on the backplane, it is recommended that two diodes be connected in inverse parallel between the AD7224 AGND and DGND pins (IN914 or equivalent).

## Applying the AD7224 UNIPOLAR OUTPUT OPERATION

# This is the basic mode of operation for the AD7224, with the output voltage having the same positive polarity as $V_{REF}$ . The AD7224 can be operated single supply ( $V_{SS} = AGND$ ) or with positive/negative supplies (see op-amp section which outlines the advantages of having negative $V_{SS}$ ). Connections for the unipolar output operation are shown in Figure 5. The voltage at $V_{REF}$ must never be negative with respect to DGND. Failure to observe this precaution may cause parasitic transistor action and possible device destruction. The code table for unipolar output operation is shown in Table II.




Figure 5. Unipolar Output Circuit

Table III. Unipolar Code Table

	Amelan Ordered	
LSB	Analog Output	
1111	$+V_{REF}\left(rac{255}{256} ight)$	
0001	$+V_{REF}\left(rac{129}{256} ight)$	
0000	$+V_{REF}\left(\frac{128}{256}\right) = +\frac{V_{REF}}{2}$	
1111	$+V_{REF}\left(rac{127}{256} ight)$	
0001	$+V_{REF}\left(rac{1}{256} ight)$	
0000	0 V	
	0000	

#### **BIPOLAR OUTPUT OPERATION**

The AD7224 can be configured to provide bipolar output operation using one external amplifier and two resistors. Figure 6 shows a circuit used to implement offset binary coding. In this case

$$V_O = \left(1 + \frac{R^2}{R^1}\right) \cdot \left(D \quad V_{REF}\right) - \left(\frac{R^2}{R^1}\right) \cdot \left(V_{REF}\right)$$

With R1 = R2

$$V_{O} = (2 D - 1) \bullet V_{REF}$$

where D is a fractional representation of the digital word in the DAC register.

Mismatch between R1 and R2 causes gain and offset errors; therefore, these resistors must match and track over temperature. Once again, the AD7224 can be operated in single supply or from positive/negative supplies. Table III shows the digital code versus output voltage relationship for the circuit of Figure 6 with R1 = R2.




Figure 6. Bipolar Output Circuit

Table III.	Bipolar	(Offset Binary)	<b>Code Table</b>
------------	---------	-----------------	-------------------

DAC Reg MSB	ister Contents LSB	Analog Output
1111	1111	$+V_{REF}\left(rac{127}{128} ight)$
1000	0001	$+V_{REF}\left(\frac{1}{128}\right)$
1000	0000	0 V
0111	1111	$-V_{REF}\left(\frac{1}{128}\right)$
0000	0001	$-V_{REF}\left(\frac{127}{128}\right)$
0000	0000	$-V_{REF}\left(\frac{128}{128}\right) = -V_{REF}$

## AGND BIAS

The AD7224 AGND pin can be biased above system GND (AD7224 DGND) to provide an offset "zero" analog output voltage level. Figure 7 shows a circuit configuration to achieve this. The output voltage,  $V_{OUT}$ , is expressed as:

 $V_{OUT} = V_{BIAS} + D \neq (V_{IN})$ 

where D is a fractional representation of the digital word in DAC register and can vary from 0 to 255/256.

For a given  $V_{\rm IN}$ , increasing AGND above system GND will reduce the effective  $V_{\rm DD}\text{--}V_{\rm REF}$  which must be at least 4 V to ensure specified operation. Note that  $V_{\rm DD}$  and  $V_{\rm SS}$  for the AD7224 must be referenced to DGND.

Downloaded from Arrow.com.




Figure 7. AGND Bias Circuit

## MICROPROCESSOR INTERFACE




Figure 8. AD7224 to 8085A/8088 Interface





Figure 9. AD7224 to 6809/6502 Interface



\*LINEAR CIRCUITRY OMITTED FOR CLARITY

Figure 10. AD7224 to Z-80 Interface





Figure 11. AD7224 to 68008 Interface


## **OUTLINE DIMENSIONS**

Dimensions shown in inches and (mm).


18-Pin Plastic (Suffix N)




#### 18-Pin Ceramic (Suffix D)



PLCC Package P-20A







18-Pin Cerdip (Suffix Q)

