# **Constant Voltage / Constant Current Secondary-Side Controller**

#### Description

The NCS1002 is a highly integrated solution for Switching Mode Power Supply (SMPS) applications requiring a dual control loop to perform Constant Voltage (CV) and Constant Current (CC) regulation. The NCS1002 integrates a 2.5 V voltage reference and two precision op amps. The voltage reference, along with Op Amp 1, is the core of the voltage control-loop. Op Amp 2 is an independent, uncommitted amplifier specifically designed for the current control. Key external components needed to complete the two control loops are: (a) A resistor divider that senses the output of the power supply (battery charger) and fixes the voltage regulation set point at the specified value. (b) A sense resistor that feeds the current sensing circuit with a voltage proportional to the DC output current. This resistor determines the current regulation set point and must be adequately rated in terms of power dissipation. The NCS1002 comes in a small 8-pin SOIC package and is ideal for space-shrunk applications such as battery chargers.

#### Features

- Low Input Offset Voltage: 0.5 mV, Typ
- Input Common-Mode Range includes Ground
- Low Quiescent Current: 300  $\mu$ A per Op Amp at V<sub>CC</sub> = 5 V
- Large Output Voltage Swing
- Wide Power Supply Range: 3 V to 32 V
- High ESD Protection: 2 kV
- These are Pb-Free Devices


#### **Typical Applications**


- Battery Chargers
- Switch Mode Power Supplies




## **ON Semiconductor®**

http://onsemi.com







#### **ORDERING INFORMATION**

See detailed ordering and shipping information in the package dimensions section on page 8 of this data sheet.

Downloaded from Arrow.com.

### MAXIMUM RATINGS

Parameter	Symbol	Rating	Unit
Supply Voltage (V <sub>CC</sub> to GND)	V <sub>CC</sub>	36	V
Differential Input Voltage	V <sub>id</sub>	36	V
Input Voltage	Vi	–0.3 to +36	V
ESD Protection Voltage at Pin Human Body Model	V <sub>ESD</sub>	2000	V
Maximum Junction Temperature	TJ	150	°C
Specification Temperature Range (T <sub>min</sub> to T <sub>max</sub> )	T <sub>A</sub>	-40 to +105	°C
Operating Free-Air Temperature Range	T <sub>oper</sub>	–55 to +125	°C
Storage Temperature Range	T <sub>stg</sub>	-55 to +150	°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

#### THERMAL CHARACTERISTICS

Parameter		Symbol	Rating	Unit
Thermal Resistance	Junction-to-Ambient	$R_{ hetaJA}$	175	°C/W

#### **ELECTRICAL CHARACTERISTICS**

Symbol	Characteristics	Conditions	Min	Тур	Max	Unit
Icc	Total Supply Current, excluding current in the Voltage Reference V_{CC} = 5 V, no load; -40 $\leq$ T_A $\leq$ +105°C			0.3	0.4	mA
Icc	Total Supply Current, excluding Current in the Voltage Reference V_{CC} = 30 V, no load; -40 $\leq~T_A~\leq~+105^\circ C$				0.75	mA

# OP AMP 1 (OP AMP WITH NONINVERTING INPUT CONNECTED TO THE INTERNAL $V_{ref}$ ) (V $_{CC}$ = 5 V, T $_A$ = 25°C unless otherwise noted)

V <sub>IO</sub>	Input Offset Voltage	$T_A = 25^{\circ}C$			2.0	mV
		$-40 \le T_A \le +105^{\circ}C$			3.0	mV
DVIO	Input Offset Voltage Drift (-40 $\leq T_A \leq +105^{\circ}$ C)			7.0		μV/°C
I <sub>IB</sub>	Input Bias Current (Inverting Input Only) $T_A = 25^{\circ}C$			20		nA
AVD	Large Signal Voltage Gain (V_{CC} = 15 V, R_L = 2 k\Omega, V_{ICM} = 0 V)			100		V/mV
PSRR	Power Supply Rejection (V <sub>CC</sub> = 5.0 V to 30 V, V <sub>OUT</sub>	- = 2 V)	80	100		dB
ISOURCE	Output Source Current (V <sub>CC</sub> = 15 V, V <sub>OUT</sub> = 2.0 V, V <sub>id</sub> = 1 V)		20	40		mA
Ι <sub>Ο</sub>	Short Circuit to GND (V <sub>CC</sub> = 15 V)			40	60	mA
I <sub>SINK</sub>	Output Current Sink (V <sub>id</sub> = -1 V)	V <sub>CC</sub> = +15 V, V <sub>OUT</sub> = 0.2 V (Note 1)	1	10		mA
		V <sub>CC</sub> = +15 V, V <sub>OUT</sub> = 2 V	10	20		mA
V <sub>OH</sub>	Output Voltage Swing, High ( $V_{CC}$ = 30 V)	$R_L = 2 \text{ k}\Omega, T_A = 25^{\circ}C$	26	27		V
		$-40 \le T_A \le +105^{\circ}C$	26			
		$R_L$ = 10 kΩ, $T_A$ = 25°C	27	28		1
		$-40 \le T_A \le +105^{\circ}C$	27			
V <sub>OL</sub>	Output Voltage Swing, Low	$R_L$ = 10 k $\Omega$ , $T_A$ = 25°C		5.0	50	mV
		$-40 \le T_A \le +105^{\circ}C$			50	
SR	Slew Rate (AV = +1, V <sub>i</sub> = 0.5 V to 2 V, V <sub>CC</sub> = 15 V, R <sub>L</sub> = 2 k\Omega, C <sub>L</sub> = 100 pF)		0.2	0.4		V/µs
GBP	Gain Bandwidth Product (V <sub>CC</sub> = 30 V, AV = +1, (Note 1) R <sub>L</sub> = 2 k $\Omega$ , C <sub>L</sub> = 100 pF, f = 100 kHz, V <sub>IN</sub> = 10 mV <sub>PP</sub> )		0.5	0.9		MHz
THD	Total Harmonic Distortion (f = 1 kHz, AV = 10, $R_L = 2 k\Omega$ , $V_{CC} = 30 V$ , $V_{OUT} = 2 V_{PP}$ )			0.08		%

**OP AMP 2 (INDEPENDENT OP AMP)** ( $V_{CC} = 5.0 \text{ V}, \text{ T}_{A} = 25^{\circ}\text{C}$  unless otherwise noted)

V <sub>IO</sub>	Input Offset Voltage	$T_A = 25^{\circ}C$		0.5	2.0	mV
		$-40 \le T_A \le +105^{\circ}C$			3.0	
DV <sub>IO</sub>	Input Offset Voltage Drift (-40 $\leq T_A \leq +105^{\circ}C$ )			7.0		μV/°C
I <sub>IO</sub>	Input Offset Current	$T_A = 25^{\circ}C$		2.0	75	nA
		$-40 \le T_A \le +105^{\circ}C$			150	
Ι <sub>Β</sub>	Input Bias Current	$T_A = 25^{\circ}C$		20	150	nA
		$-40 \le T_A \le +105^{\circ}C$			200	
AVD	Large Signal Voltage Gain ( $V_{CC} = 15$ V,	$T_A = 25^{\circ}C$	50	100		V/mV
	$R_L = 2 k\Omega$ , $V_{OUT} = 1.4 V$ to 11.4 V)	$-40 \le T_A \le +105^{\circ}C$	25			
PSRR	Power Supply Rejection (V <sub>CC</sub> = 5 V to 30 V)		65	100		dB

1. Guaranteed by design and/or characterization.


#### **ELECTRICAL CHARACTERISTICS (continued)**


Symbol	Characteristics	Conditions	Min	Тур	Max	Unit		
OP AMP 2	<b>OP AMP 2 (INDEPENDENT OP AMP) (continued)</b> ( $V_{CC}$ = 5.0 V, $T_A$ = 25°C unless otherwise noted)							
V <sub>ICM</sub>	Input Common Mode Voltage Range (Note 2) (V <sub>CC</sub> = +30 V)	$T_A = 25^{\circ}C$	0		V <sub>CC</sub> – 1.5	V		
		$-40 \le T_A \le +105^{\circ}C$	0		V <sub>CC</sub> - 2.0			
CMRR	Common Mode Rejection Ratio (Note 4)	0 to V <sub>CC</sub> – 1.7 V, T <sub>A</sub> = 25°C	70	85		dB		
		$\begin{array}{l} 0 \text{ to } V_{CC} - 2.2 \text{ V} \\ -40 \ \leq \ T_A \ \leq \ +105^\circ \text{C} \end{array}$	60					
ISOURCE	Output Current Source (V <sub>CC</sub> = 15 V, V <sub>OUT</sub> = 2 V, V	<sub>D</sub> = +1 V)	20	40		mA		
Ι <sub>Ο</sub>	Short-Circuit to GND (V <sub>CC</sub> = 15 V)			40	60	mA		
I <sub>SINK</sub>	Output Current Sink (V <sub>ID</sub> = -1 V)	$V_{CC}$ = +15 V, $V_{OUT}$ = 0.2 V	1	10		mA		
		V <sub>CC</sub> = +15 V, V <sub>OUT</sub> = 2 V	10	20		mA		
V <sub>OH</sub>	Output Voltage Swing, High ( $V_{CC}$ = 30 V)	$R_L = 2 \text{ k}\Omega, T_A = 25^{\circ}C$	26	27		V		
		$-40 \le T_A \le +105^{\circ}C$	26					
		R <sub>L</sub> = 10 kΩ, T <sub>A</sub> = 25°C	27	28				
		$-40 \le T_A \le +105^{\circ}C$	27					
V <sub>OL</sub>	Output Voltage Swing, Low	$R_L$ = 10 k $\Omega$ , $T_A$ = 25°C		5.0	50	mV		
		$-40 \le T_A \le +105^{\circ}C$			50			
SR	Slew Rate (AV = +1, V <sub>i</sub> = 0.5 V to 3 V, V <sub>CC</sub> = 15 V, R <sub>L</sub> = 2 k $\Omega$ , C <sub>L</sub> = 100 pF)		0.2	0.4		V/µs		
GBP	Gain Bandwidth Product (V <sub>CC</sub> = 30 V, AV = +1, R <sub>L</sub> = 2 k $\Omega$ , C <sub>L</sub> = 100 pF, f = 100 kHz, V <sub>IN</sub> = 10 mV <sub>PP</sub> ) (Note 4)		0.5	0.9		MHz		
THD	Total Harmonic Distortion (f = 1 kHz, AV = 10, R <sub>L</sub> = 2 k $\Omega$ , V <sub>CC</sub> = 30 V, V <sub>OUT</sub> = 2 V <sub>PP</sub> )			0.08		%		
e <sub>noise</sub>	Equivalent Input Noise Voltage (f = 1 kHz, R <sub>S</sub> = 10	0 Ω, V <sub>CC</sub> = 30 V)		50		nV/√Hz		


**VOLTAGE REFERENCE** 

۱ <sub>K</sub>	Cathode Current		0.075		100	mA
V <sub>ref</sub>	Reference Voltage (I <sub>K</sub> = 1 mA) $T_A = 25^{\circ}C$		2.49	2.5	2.51	V
		$-40 \le T_A \le +105^{\circ}C$	2.48	2.5	2.52	
$\Delta V_{ref}$	Reference Deviation over Temperature (V_{KA} = V_{ref}, I_K = 10 mA, –40 $\leq$ T_A $\leq$ +105°C) (Note 4)			7.0	30	mV
I <sub>min</sub>	Minimum Cathode Current for Regulation (V <sub>KA</sub> $\geq$ 2.45 V <sub>f</sub> )			40	75	μA
I ZKA I	Dynamic Impedance (Note 3) (V <sub>KA</sub> = V <sub>ref</sub> , I <sub>K</sub> = 1 mA to 100 mA, f < 1 kHz)			0.2	0.5	Ω

The input common-mode voltage of either input signal should not be allowed to go negative by more than 0.3 V. The upper end of the common-mode range is V<sub>CC</sub> - 1.5 V. Both inputs can go to V<sub>CC</sub> + 0.3 V without damage.
The Dynamic Impedance is defined as I ZKA I = ΔV<sub>KA</sub> / ΔI<sub>K</sub>.
Guaranteed by design and/or characterization.











Figure 1. AC Adapter Application

#### **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
NCS1002DR2G	SOIC-8 (Pb-Free)	2500 / Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

# onsemí



\*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

## STYLES ON PAGE 2

DOCUMENT NUMBER:	98ASB42564B	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	SOIC-8 NB	PAGE 1 OF		
the right to make changes without furth purpose, nor does <b>onsemi</b> assume an	er notice to any products herein. <b>onsemi</b> mak ny liability arising out of the application or use	LLC dba <b>onsemi</b> or its subsidiaries in the United States and/or other cour es no warranty, representation or guarantee regarding the suitability of its pr of any product or circuit, and specifically disclaims any and all liability, inc e under its patent rights nor the rights of others.	roducts for any particular	

#### SOIC-8 NB CASE 751-07 **ISSUE AK**

ŝ

ę

ŝ

S

STYLE 1: PIN 1. EMITTER COLLECTOR 2. COLLECTOR З. 4. EMITTER EMITTER 5. BASE 6. 7 BASE EMITTER 8. STYLE 5: PIN 1. DRAIN 2. DRAIN 3. DRAIN DRAIN 4. GATE 5. 6. GATE SOURCE 7. 8. SOURCE STYLE 9: PIN 1. EMITTER, COMMON COLLECTOR, DIE #1 COLLECTOR, DIE #2 2. З. EMITTER, COMMON 4. 5. EMITTER, COMMON 6 BASE, DIE #2 BASE, DIE #1 7. 8. EMITTER, COMMON STYLE 13: PIN 1. N.C. 2. SOURCE 3 GATE 4. 5. DRAIN 6. DRAIN DRAIN 7. DRAIN 8. STYLE 17: PIN 1. VCC 2. V2OUT V10UT З. TXE 4. 5. RXE 6. VFF 7. GND 8. ACC STYLE 21: PIN 1. CATHODE 1 2. CATHODE 2 3 CATHODE 3 CATHODE 4 4. 5. CATHODE 5 6. COMMON ANODE COMMON ANODE 7. 8. CATHODE 6 STYLE 25: PIN 1. VIN 2 N/C З. REXT 4. GND 5. IOUT 6. IOUT IOUT 7. 8. IOUT STYLE 29: BASE, DIE #1 PIN 1. 2 EMITTER, #1 BASE, #2 З. EMITTER, #2 4. 5 COLLECTOR, #2 COLLECTOR, #2

STYLE 2: PIN 1. COLLECTOR, DIE, #1 2. COLLECTOR, #1 COLLECTOR, #2 3. 4 COLLECTOR, #2 BASE, #2 5. EMITTER, #2 6. 7 BASE #1 EMITTER, #1 8. STYLE 6: PIN 1. SOURCE 2. DRAIN 3. DRAIN SOURCE 4. SOURCE 5. 6. GATE GATE 7. 8. SOURCE STYLE 10: GROUND PIN 1. BIAS 1 OUTPUT 2. З. GROUND 4. 5. GROUND 6. BIAS 2 INPUT 7. 8. GROUND STYLE 14: PIN 1. N-SOURCE 2. N-GATE P-SOURCE 3 P-GATE 4. P-DRAIN 5. 6. P-DRAIN N-DRAIN 7. N-DRAIN 8. STYLE 18: PIN 1. ANODE 2. ANODE SOURCE 3. GATE 4. 5. DRAIN 6 DRAIN CATHODE 7. CATHODE 8. STYLE 22: PIN 1. I/O LINE 1 2. COMMON CATHODE/VCC COMMON CATHODE/VCC 3 I/O LINE 3 4. 5. COMMON ANODE/GND 6. I/O LINE 4 7. I/O LINE 5 COMMON ANODE/GND 8. STYLE 26: PIN 1. GND 2 dv/dt ENABLE З. 4. ILIMIT 5. SOURCE SOURCE 6. SOURCE 7. 8. VCC STYLE 30: PIN 1. DRAIN 1 2. DRAIN 1 GATE 2 З. SOURCE 2 4. SOURCE 1/DRAIN 2 SOURCE 1/DRAIN 2 5. 6.

2.   3.   4.   5.   6.   7.	DRAIN, DIE #1 DRAIN, #1 DRAIN, #2 DRAIN, #2 GATE, #2 GATE, #2 GATE, #1 SOURCE, #1
2.   3 4. ( 5.   6. ( 7. )	NPUT EXTERNAL BYPASS THIRD STAGE SOURCE GROUND DRAIN SATE 3 SECOND STAGE Vd FIRST STAGE Vd
2. ( 3. 5 4. ( 5. 1 6. 1 7. 1	Source 1 Gate 1 Source 2 Gate 2 Drain 2 Drain 2 Drain 1 Drain 1
2. / 3. / 4. / 5. () 6. () 7. ()	NODE 1 NODE 1 NODE 1 NODE 1 SATHODE, COMMON SATHODE, COMMON SATHODE, COMMON
2. 3. 4. 5. 6. 7. 8.	SOURCE 1 GATE 1 SOURCE 2 GATE 2 DRAIN 2 MIRROR 2 DRAIN 1 MIRROR 1
2. 3. 4. 5. 6. 7.	: Line 1 in Common Anode/Gnd Common Anode/Gnd Line 2 in Line 2 out Common Anode/Gnd Common Anode/Gnd Line 1 out
STYLE 2 PIN 1. 2. 3. 4. 5. 6. 7. 8.	7: ILIMIT OVLO UVLO IINPUT+ SOURCE SOURCE SOURCE DRAIN

#### DATE 16 FEB 2011

STYLE 4: PIN 1. 2. ANODE ANODE ANODE З. 4. ANODE ANODE 5. 6. ANODE 7 ANODE COMMON CATHODE 8. STYLE 8: PIN 1. COLLECTOR, DIE #1 2. BASE, #1 BASE #2 3. COLLECTOR, #2 4. COLLECTOR, #2 5. 6. EMITTER, #2 EMITTER, #1 7. 8. COLLECTOR, #1 STYLE 12: PIN 1. SOURCE SOURCE 2. 3. GATE 4. 5. DRAIN 6. DRAIN DRAIN 7. 8. DRAIN STYLE 16: PIN 1. EMITTER, DIE #1 2. BASE, DIE #1 EMITTER, DIE #2 3 BASE, DIE #2 4. 5. COLLECTOR, DIE #2 6. COLLECTOR, DIE #2 COLLECTOR, DIE #1 7. COLLECTOR, DIE #1 8. STYLE 20: PIN 1. SOURCE (N) GATE (N) SOURCE (P) 2. 3. 4. GATE (P) 5. DRAIN 6. DRAIN DRAIN 7. 8. DRAIN STYLE 24: PIN 1. BASE EMITTER 2. 3 COLLECTOR/ANODE COLLECTOR/ANODE 4. 5. CATHODE 6. CATHODE COLLECTOR/ANODE 7. 8. COLLECTOR/ANODE STYLE 28: PIN 1. SW\_TO\_GND 2. DASIC OFF DASIC\_SW\_DET 3. 4. GND 5. 6. V MON VBULK 7. VBULK 8 VIN

DOCUMENT NUMBER:	98ASB42564B	Electronic versions are uncontrolled except when accessed directly from Printed versions are uncontrolled except when stamped "CONTROLLED				
DESCRIPTION:	SOIC-8 NB	PAGE				
onsemi and ONSEMI, are tradema	onsemi and ONSEMI. are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves					

SOURCE 1/DRAIN 2

7.

8 GATE 1

the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

6.

7.

8

COLLECTOR, #1

COLLECTOR, #1

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent\_Marking.pdf</u>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or indental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification. Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs,

#### ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

Technical Library: www.onsemi.com/design/resources/technical-documentation onsemi Website: www.onsemi.com

ONLINE SUPPORT: <u>www.onsemi.com/support</u> For additional information, please contact your local Sales Representative at <u>www.onsemi.com/support/sales</u>