## Phase-Reversal Analog Switches

## General Description

The MAX4526/MAX4527 are CMOS analog ICs configured as phase-reversal switches. The MAX4526 is optimized for high-speed applications, such as chopper amplifiers, while the MAX4527 is optimized for low-power applications.
The MAX4526/MAX4527 operate from a +4.5 V to +36 V single supply or $\pm 4.5 \mathrm{~V}$ to $\pm 18 \mathrm{~V}$ dual supplies. On-resistance ( $175 \Omega$ max) is matched between switches to $8 \Omega$ maximum. Each switch can handle rail-to-rail analog signals. Maximum leakage current is only 0.5 nA at $+25^{\circ} \mathrm{C}$ and 10 nA at $+85^{\circ} \mathrm{C}$.
All digital inputs have 0.8 V to 2.4 V logic thresholds, ensuring TTL/CMOS-logic compatibility.

- 10pC (max) Charge Injection
- 2pC (max) Charge-Injection Match
- $175 \Omega$ Signal Paths with $\pm 15 \mathrm{~V}$ Supplies
- Guaranteed Break-Before-Make
- Rail-to-Rail Signal Handling
- Transition Time < 100ns with $\pm 15 \mathrm{~V}$ Supplies
- $1 \mu \mathrm{~A}$ Current Consumption (MAX4527)
- >2kV ESD Protection per Method 3015.7
- TTL/CMOS-Compatible Inputs
- Available in Small, 8-Pin $\mu$ MAX Package

Ordering Information

| PART | TEMP. RANGE | PIN-PACKAGE |
| :--- | :--- | :--- |
| MAX4526CPA | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 8 Plastic DIP |
| MAX4526CSA | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 8 SO |
| MAX4526CUA | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $8 \mu \mathrm{MAX}$ |
| MAX4526C/D | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | Dice ${ }^{\star}$ |
| MAX4526EPA | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8 Plastic DIP |
| MAX4526ESA | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8 SO |
| MAX4526EUA | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $8 \mu \mathrm{MAX}$ |

Ordering Information continued at end of data sheet.
*Contact factory for availability.

## Pin Configuration/Functional Diagram/Truth Table



## Phase-Reversal Analog Switches

## ABSOLUTE MAXIMUM RATINGS

(Voltages Referenced to GND)



Note 1: Signals on IN, A, B, X, or Y exceeding V+ or V- are clamped by internal diodes. Limit forward-diode current to maximum current rating.
Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## ELECTRICAL CHARACTERISTICS— $\pm 15 \mathrm{~V}$ Supplies

$\left(\mathrm{V}_{+}=+15 \mathrm{~V}, \mathrm{~V}-=-15 \mathrm{~V}, \mathrm{~V}_{\mathrm{INH}}=2.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{INL}}=0.8 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}\right.$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$. $)$

| PARAMETER | SYMBOL | CONDITIONS | $\mathrm{T}_{\mathrm{A}}$ | MIN | $\begin{aligned} & \text { TYP } \\ & \text { (Note 2) } \end{aligned}$ | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ANALOG SWITCH |  |  |  |  |  |  |  |
| Analog-Signal Range | $\begin{aligned} & \mathrm{V}_{\mathrm{A}}, \mathrm{~V}_{\mathrm{B}}, \\ & \mathrm{~V}_{\mathrm{X}}, \mathrm{~V}_{\mathrm{Y}} \end{aligned}$ | (Note 3) | C, E | -V |  | V+ | V |
| A-X, A-Y, B-X, B-Y <br> On-Resistance | Ron | $\begin{aligned} & \mathrm{V}_{\mathrm{A}}=\mathrm{V}_{\mathrm{B}}= \pm 10 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{A}}=\mathrm{I}_{\mathrm{B}}=1 \mathrm{~mA} \end{aligned}$ | $+25^{\circ} \mathrm{C}$ |  | 105 | 175 | $\Omega$ |
|  |  |  | C, E |  |  | 200 |  |
| $\begin{aligned} & \text { A-X, A-Y, B-X, B-Y } \\ & \text { On-Resistance Match (Note 4) } \end{aligned}$ | $\triangle \mathrm{RoN}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{A}}=\mathrm{V}_{\mathrm{B}}= \pm 10 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{A}}=\mathrm{I}_{\mathrm{B}}=1 \mathrm{~mA} \end{aligned}$ | $+25^{\circ} \mathrm{C}$ |  | 0.5 | 8 | $\Omega$ |
|  |  |  | C, E |  |  | 10 |  |
| A-X, A-Y, B-X, B-Y On-Resistance Flatness (Note 5) | RFLAT(ON) | $\begin{aligned} & \mathrm{V}_{\mathrm{A}}=\mathrm{V}_{\mathrm{B}}=-5 \mathrm{~V}, 0 \mathrm{~V},+5 \mathrm{~V} ; \\ & \mathrm{I}_{\mathrm{A}}=\mathrm{I}_{\mathrm{B}}=1 \mathrm{~mA} \end{aligned}$ | $+25^{\circ} \mathrm{C}$ |  | 12 | 18 | $\Omega$ |
|  |  |  | C, E |  |  | 30 |  |
| A, B, X, Y Leakage Current (Note 6) | $\mathrm{I}_{\mathrm{A}(\mathrm{OFF})}$, <br> $\mathrm{I}_{\mathrm{B}}(\mathrm{OFF})$, <br> IX(OFF), <br> IY(OFF) | $\begin{aligned} & \mathrm{V}_{+}=16.5 \mathrm{~V}, \mathrm{~V}-=-16.5 \mathrm{~V} ; \\ & \mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}, 3 \mathrm{~V} ; \\ & \mathrm{V}_{\mathrm{A}}= \pm 15.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{B}}= \pm 15.5 \mathrm{~V} \end{aligned}$ | $+25^{\circ} \mathrm{C}$ | -0.5 | 0.01 | 0.5 | nA |
|  |  |  | C, E | -10 |  | 10 |  |
| LOGIC INPUT |  |  |  |  |  |  |  |
| IN Input Logic Threshold High | VINH |  | C, E |  | 1.6 | 2.4 | V |
| IN Input Logic Threshold Low | VINL |  | C, E | 0.8 | 1.6 |  | V |
| IN Input Current Logic High or Low | IINH, IINL | $\mathrm{V}_{1 \mathrm{~N}_{-}}=0.8 \mathrm{~V}$ or 2.4 V | C, E | 1 | 0.03 | 1 | $\mu \mathrm{A}$ |

## Phase-Reversal Analog Switches

## ELECTRICAL CHARACTERISTICS— $\pm 15 \mathrm{~V}$ Supplies (continued)

$\left(\mathrm{V}_{+}=+15 \mathrm{~V}, \mathrm{~V}-=-15 \mathrm{~V}, \mathrm{~V}_{\text {INH }}=2.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{INL}}=0.8 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}\right.$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.)

| PARAMETER | SYMBOL | CONDITIONS |  | TA | MIN | $\begin{aligned} & \text { TYP } \\ & \text { (Note 2) } \end{aligned}$ | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SWITCH DYNAMIC CHARACTERISTICS |  |  |  |  |  |  |  |  |
| Transition Time | ttrans | $\begin{aligned} & V_{A}=V_{B}= \pm 10 \mathrm{~V}, \\ & V_{+}=15 \mathrm{~V}, \\ & V-=-15 \mathrm{~V}, \end{aligned}$ <br> Figure 3 | MAX4526 | $+25^{\circ} \mathrm{C}$ |  | 65 | 100 | ns |
|  |  |  |  | C, E |  |  | 125 |  |
|  |  |  | MAX4527 | $+25^{\circ} \mathrm{C}$ |  | 95 | 200 |  |
|  |  |  |  | C, E |  |  | 250 |  |
| Break-Before-Make Time Delay | tBBM | $\begin{aligned} & \mathrm{V}_{\mathrm{A}}=\mathrm{V}_{\mathrm{B}}= \pm 10 \mathrm{~V}, \mathrm{~V}_{+}=15 \mathrm{~V}, \\ & \mathrm{~V}-=-15 \mathrm{~V} \text {, Figure } 4 \end{aligned}$ |  | $+25^{\circ} \mathrm{C}$ | 1 | 5 |  | ns |
| Charge Injection (Note 3) | Q | $\begin{aligned} & C_{L}=1.0 n \mathrm{nF}, \mathrm{~V}_{\mathrm{A}} \text { or } \mathrm{V}_{\mathrm{B}}=0 \mathrm{~V}, \\ & \mathrm{R}_{\mathrm{S}}=0 \Omega \text {, Figure } 5 \end{aligned}$ |  | $+25^{\circ} \mathrm{C}$ |  | 1 | 10 | pC |
| A-X, A-Y, B-X, B-Y Capacitance | Coff | $\mathrm{V}_{\mathrm{A}}=\mathrm{V}_{\mathrm{B}}=\mathrm{GND}, \mathrm{f}=1 \mathrm{MHz},$ <br> Figure 6 |  | $+25^{\circ} \mathrm{C}$ |  | 13 |  | pF |
| A-X, A-Y, B-X, B-Y Isolation (Note 7) | VISO | $\begin{aligned} & R_{L}=50 \Omega, C_{L}=15 \mathrm{pF}, \\ & V_{A}=V_{B}=1 V_{R M S}, \\ & f=1 \mathrm{MHz}, \text { Figure } 7 \end{aligned}$ |  | $+25^{\circ} \mathrm{C}$ |  | -65 |  | dB |
| POWER SUPPLY |  |  |  |  |  |  |  |  |
| Power-Supply Range | $\mathrm{V}_{+}$, V- |  |  | C, E | $\pm 4.5$ |  | $\pm 20$ | V |
| V+ Supply Current | $1+$ | $\begin{aligned} & \mathrm{V}_{+}=16.5 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{IN}}=0 \mathrm{~V} \text { or } \mathrm{V}_{+} \end{aligned}$ | MAX4526 | $+25^{\circ} \mathrm{C}$ |  | 0.7 | 1 | mA |
|  |  |  |  | C, E |  |  | 1.5 |  |
|  |  |  | MAX4527 | $+25^{\circ} \mathrm{C}$ |  | 0.05 | 1 | $\mu \mathrm{A}$ |
|  |  |  |  | C, E |  |  | 10 |  |
| V- Supply Current | I- | $\mathrm{V}-=-16.5 \mathrm{~V}$ | MAX4526 | $+25^{\circ} \mathrm{C}$ | -400 |  |  | $\mu \mathrm{A}$ |
|  |  |  |  | C, E | -500 |  |  |  |
|  |  |  | MAX4527 | $+25^{\circ} \mathrm{C}$ | -1 | 0.05 |  |  |
|  |  |  |  | C, E | -1 |  |  |  |

Note 2: The algebraic convention is used in this data sheet; the most negative value is shown in the minimum column.
Note 3: Guaranteed by design.
Note 4: $\Delta \operatorname{RON}_{\mathrm{ON}}=\Delta \operatorname{RON}(\mathrm{MAX})-\Delta \operatorname{RON}(\mathrm{MIN})$.
Note 5: Resistance flatness is defined as the difference between the maximum and minimum values of on-resistance as measured over the specified analog-signal range.
Note 6: Leakage current is $100 \%$ tested at maximum rated hot temperature, and is guaranteed by correlation at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ and minimum rated cold temperature.
Note 7: Off-isolation = $20 \log 10\left[\left(\mathrm{~V}_{\mathrm{X}}\right.\right.$ or $\left.\mathrm{V}_{\mathrm{Y}}\right) /\left(\mathrm{V}_{\mathrm{A}}\right.$ or $\left.\left.\mathrm{V}_{\mathrm{B}}\right)\right]$, $\mathrm{V}_{\mathrm{X}}$ or $\mathrm{V}_{\mathrm{Y}}=$ output, $\mathrm{V}_{\mathrm{A}}$ or $\mathrm{V}_{\mathrm{B}}=$ input to off switch.

## Phase-Reversal Analog Switches



## Phase-Reversal Analog Switches

## Typical Operating Characteristics (continued)

$\left(\mathrm{V}+=+15 \mathrm{~V}, \mathrm{~V}-=-15 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\right.$, unless otherwise noted.)






## Phase-Reversal Analog Switches

Pin Configuration

| PIN | NAME | FUNCTION |
| :---: | :---: | :--- |
| 1 | A | Analog-Switch Input Terminal A. <br> Connected to Y when IN is low; con- <br> nected to X when IN is high. |
| 2 | B | Analog-Switch Input Terminal B. <br> Connected to X when IN is low; con- <br> nected to Y when IN is high. |
| 3 | GND | Ground. Connect GND to digital <br> ground. (Analog signals have no <br> ground reference; they are limited to <br> V+ and V-.) |
| 4 | IN | Logic-Level Control Inputs (see Truth <br> Table). |
| 5 | V- | Negative Analog Supply-Voltage <br> Input. Connect V- to GND for single- <br> supply operation. |
| 6 | Y | Analog-Switch Output Terminal Y. |
| 7 | X | Analog-Switch Output Terminal X. <br> 8 |
| V+ | Positive Analog/Digital Supply-Voltage <br> Input. Internally connected to sub- <br> strate. |  |

Note: A, B, X and Y pins are identical and interchangeable. Either may be considered as an input or output; signals pass equally well in either direction. However, AC symmetry is best when $A$ and $B$ are the input, and $X$ and $Y$ are the output. Reduce AC balance in critical applications by using $A$ and $X$ or $A$ and $Y$ as the input, and $B$ and $Y$ or $B$ and $X$ as the output.

## Detailed Description

The MAX4526/MAX4527 are phase-reversal analog switches, consisting of two normally open and two normally closed CMOS analog switches arranged in a bridge configuration. Analog signals are put into two input pins and taken out of two output pins. A logiclevel signal controls whether the input signal is routed through normally or inverted. A low-resistance DC path goes from inputs to outputs at all times, yet isolation between the two signal paths is excellent. Analog signals range from V - to $\mathrm{V}+$.
These parts are characterized and optimized with $\pm 15 \mathrm{~V}$ supplies, and they can operate from a single supply. The MAX4526 is optimized for high-frequency operation, and has a higher-speed logic-level translator and switch driver. The MAX4527 has identical analog switch characteristics, but has a slower logic-level translator and switch driver for lower current consumption.
The MAX4526/MAX4527 are designed for DC and low-frequency-signal phase-reversal applications, such as chopper amplifiers, modulator/demodulators, and selfzeroing or self-calibrating circuits. Unlike conventional CMOS switches externally wired in a bridge configuration, both DC and AC symmetry are optimized with a small 8-pin configuration that allows simple board layout and isolation of logic signals from analog signals.


Figure 1. Typical Application Circuits

## Phase-Reversal Analog Switches

## Power-Supply Considerations

## Overview

The MAX4526/MAX4527 construction is typical of most CMOS analog switches. It has three supply pins: $\mathrm{V}_{+}$, $\mathrm{V}_{-}$, and GND. V+ and V- drive the internal CMOS switches and set the analog-voltage limits on any switch. Reverse ESD-protection diodes are internally connected between each analog signal pin, and both $\mathrm{V}_{+}$and V -. One of these diodes conducts if any analog signal exceeds V+ or V-.
Virtually all of the analog leakage current is through the ESD diodes to $\mathrm{V}^{+}$or V -. Although the ESD diodes on a given signal pin are identical and therefore fairly well balanced, they are reverse biased differently. Each is biased by either $\mathrm{V}_{+}$or V - and the analog signal. This means their leakages vary as the signal varies. The difference in the two diode leakages from the signal path to the $\mathrm{V}+$ and V - pins constitutes the analog-signal-path leakage current. All analog leakage current flows to the supply terminals, not to the other switch terminal. This explains how both sides of a given switch can show leakage currents of either the same or opposite polarity.
There is no connection between the analog-signal paths and GND. The analog-signal paths consist of an N channel and P-channel MOSFET with their sources and drains paralleled and their gates driven out-of-phase to $\mathrm{V}+$ and V - by the logic-level translators.
V+ and GND power the internal logic and logic-level translator and set the input logic threshold. The logiclevel translator converts the logic levels to switched V+ and V- signals to drive the analog switches' gates. This drive signal is the only connection between GND and the analog supplies. $\mathrm{V}_{+}$and V - have ESD-protection diodes to GND. The logic-level input has ESD protection to $\mathrm{V}_{+}$and to V - but not to GND, so the logic signal can go below GND (as low as V-) when bipolar supplies are used.
Increasing V- has no effect on the logic-level thresholds, but it does increase the drive to the internal P-channel switches, reducing the overall switch on-resistance. Valso sets the negative limit of the analog-signal voltage.
The logic-level input pin, IN, has ESD-protection diodes to $\mathrm{V}_{+}$and V - but not to GND, so it can be safely driven to $\mathrm{V}+$ and V -. The logic-level threshold, VIN, is CMOS/ TTL compatible when $\mathrm{V}_{+}$is between 4.5 V and 36 V (see Typical Operating Characteristics).

Bipolar Supplies
The MAX4526/MAX4527 operate with bipolar supplies between $\pm 4.5 \mathrm{~V}$ and $\pm 18 \mathrm{~V}$. However, since all factory characterization is done with $\pm 15 \mathrm{~V}$ supplies, specifications at other supplies are not guaranteed. The V+ and V- supplies need not be symmetrical, but their sum cannot exceed the absolute maximum rating of 44 V (see Absolute Maximum Ratings).


Figure 2. Balanced Modulator/Demodulator

## Phase-Reversal Analog Switches

## Single Supply

The MAX4526/MAX4527 operate from a single supply between +4.5 V and +36 V when V - is connected to GND. Observe all of the bipolar precautions when operating from a single supply.

## Applications Information

The MAX4526/MAX4527 are designed for DC and low-frequency-signal phase-reversal applications. Both DC and AC symmetry are optimized for use with $\pm 15 \mathrm{~V}$ supplies.

## Signal Phase/Polarity Reversal

The MAX4526/MAX4527 can reverse the phase or polarity of a pair of signals that are out-of-phase and balanced to ground. This is done by routing signals through the MAX4526/MAX4527 and under control of the $I N$ pin, reversing the two signals paths inside the switch before sending out to a balanced output. Figure 1 shows a typical example. The MAX4526/MAX4527 cannot reverse the phase or polarity of a singlegrounded signal, as can be done with an inverting op amp or transformer.

## Balanced Modulators/Demodulators

The MAX4526/MAX4527 can be used as a balanced modulator/demodulator at carrier frequencies up to 100 kHz (Figure 2). Higher frequencies are possible, but as frequency increases, small imbalances in the

MAX4526/MAX4527's internal capacitance and resistance gradually impair performance. Similarly, imbalances in external circuit capacitance and resistance to GND reduce overall carrier suppression.
The carrier is applied as a logic-level square wave to IN. (Note that this voltage can go as negative as V-.) For best carrier suppression, the power-supply voltages should be equal, the square wave should have a precise $50 \%$ duty cycle, and both the input and output signals should be symmetrical about ground. Bypass V+ and V- to GND with $0.1 \mu \mathrm{~F}$ ceramic capacitors, as close to the IC pins as possible. Since the logic-level translator/driver in the MAX4526 is faster than the one in the MAX4527, it gives better results at higher frequencies. In critical applications, carrier suppression can be optimized by trimming duty cycle, DC bias around GND, or external source and load capacitance.
In signal lines, balancing both capacitance and resistance to GND produces the best carrier suppression.
Transformer coupling of input and output signals provides the best isolation and carrier suppression. Transformers can also provide signal filtering, impedance matching, or low-noise voltage gain. Use a center-tapped transformer or high-resistance voltage divider to provide a DC path to GND on either the input signal or output signal. This ensures a DC path to GND and symmetrical operation of the internal switches.

Test Circuits/Timing Diagrams


Figure 3. Address Transition Time

## Phase-Reversal Analog Switches

Test Circuits/Timing Diagrams (continued)


V- IS CONNECTED TO GND (OV) FOR SINGLE-SUPPLY OPERATION.

Figure 4. Break-Before-Make Interval


Figure 5. Charge Injection

## Phase-Reversal Analog Switches



Figure 6. A, B, X, Y Capacitance


MEASUREMENTS ARE STANDARDIZED AGAINST SHORT AT SOCKET TERMINALS.
OFF ISOLATION IS MEASURED BETWEEN A, B AND "OFF" X, Y TERMINAL.
ON LOSS IS MEASURED BETWEEN A, B AND "ON" X, Y TERMINAL.
SIGNAL DIRECTION THROUGH SWITCH IS REVERSED; WORST VALUES ARE RECORDED.
V- IS CONNECTED TO GND (OV) FOR SINGLE-SUPPLY OPERATION.

Figure 7. Off Isolation and On Loss

## Phase-Reversal Analog Switches

## _Ordering Information (continued)

| PART | TEMP. RANGE | PIN-PACKAGE |
| :--- | :--- | :--- |
| MAX4527CPA | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 8 Plastic DIP |
| MAX4527CSA | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 8 SO |
| MAX4527CUA | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $8 \mu \mathrm{MAX}$ |
| MAX4527C/D | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | Dice ${ }^{\star}$ |
| MAX4527EPA | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8 Plastic DIP |
| MAX4527ESA | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8 SO |
| MAX4527EUA | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $8 \mu \mathrm{MAX}$ |

*Contact factory for availability.


TRANSISTOR COUNT: 50
SUBSTRATE IS INTERNALLY CONNECTED TO V+
Package Information


## Phase-Reversal Analog Switches

Package Information (continued)


Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

12 $\qquad$ Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 (408) 737-7600

# Mouser Electronics 

Authorized Distributor

Click to View Pricing, Inventory, Delivery \& Lifecycle Information:

Analog Devices Inc.:
$\underline{M A X 4526 C S A+} \quad$ MAX4526CSA +T MAX4526CUA + MAX4526ESA + MAX4526ESA +T MAX4526EUA +
MAX4526EUA+T MAX4526CUA+T

