## Data Sheet

## FEATURES

## Extreme high temperature operation up to $210^{\circ} \mathrm{C}$ Latch-up proof <br> JESD78D Class II rating <br> Low leakage <br> Ultralow capacitance and charge injection <br> Source capacitance, off: 2.9 pF at $\pm 15 \mathrm{~V}$ dual supply <br> Drain capacitance, off: $\mathbf{3 4} \mathbf{~ p F}$ at $\pm 15 \mathrm{~V}$ dual supply <br> Charge injection: 0.2 pC at $\pm 15 \mathrm{~V}$ dual supply and <br> +12 V single supply <br> Low on resistance: $290 \Omega$ typical for dual supply at $210^{\circ} \mathrm{C}$ <br> $\pm 9 \mathrm{~V}$ to $\pm 22 \mathrm{~V}$ dual-supply operation <br> 9 V to $\mathbf{4 0} \mathrm{V}$ single-supply operation <br> 48 V supply maximum rating <br> Fully specified at $\pm 15 \mathrm{~V}, \pm 20 \mathrm{~V},+12 \mathrm{~V}$, and +36 V <br> $\mathrm{V}_{\mathrm{ss}}$ to $\mathrm{V}_{\mathrm{DD}}$ analog signal range <br> APPLICATIONS <br> Downhole drilling and instrumentation <br> Avionics <br> Heavy industrial <br> High temperature environments <br> GENERAL DESCRIPTION

The ADG5298 is a latch-up proof, monolithic, complementary metal-oxide semiconductor (CMOS) analog multiplexer designed for operation up to $210^{\circ} \mathrm{C}$. The ADG5298 switches one of eight inputs to a common output, as determined by the 3-bit binary address lines, A0, A1, and A2.

An EN input enables or disables the device. When EN is disabled, all channels switch off. The ultralow capacitance and charge injection of this switch makes it an ideal solution for data acquisition and sample-and-hold applications, where low glitch and fast settling are required.
The switch conducts equally well in both directions when on, and it has an input signal range that extends to the power supplies. In the off condition, signal levels up to the supplies are blocked. This multiplexer is available in a 16 -lead ceramic flat package (FLATPACK) and a 16-lead ceramic flat package with reverse formed gullwing leads (FLATPACK_RF). Both packages are designed for robustness at extreme temperatures and are qualified for up to 1000 hours of operation at the maximum temperature rating.
The ADG5298 is a member of a growing series of high temperature qualified products offered by Analog Devices, Inc. For a complete selection table of available high temperature products, see the high temperature product list and qualification data available at www.analog.com/hightemp.

## FUNCTIONAL BLOCK DIAGRAM



## PRODUCT HIGHLIGHTS

1. Trench Isolation Guards Against Latch-Up and Minimizes Parasitic Leakage.
A dielectric trench separates the P channel and N channel transistors to prevent latch-up even under severe overvoltage conditions.
2. Achieved JESD78D Class II rating. The ADG5298 was stressed to $\pm 500 \mathrm{~mA}$ with a 10 ms pulse at the maximum temperature of the device $\left(210^{\circ} \mathrm{C}\right)$.
3. 0.2 pC Charge Injection.
4. Dual-Supply Operation.

For applications where the analog signal is bipolar, the ADG5298 can operate from dual supplies of up to $\pm 22 \mathrm{~V}$.
5. Single-Supply Operation.

For applications where the analog signal is unipolar, the ADG5298 can operate from a single rail power supply of up to 40 V .
6. 3 V Logic-Compatible Digital Inputs. $\mathrm{V}_{\mathrm{INH}}=2.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{INL}}=0.8 \mathrm{~V}$.
7. No Logic Power Supply $\left(\mathrm{V}_{\mathrm{L}}\right)$ Required.

## TABLE OF CONTENTS

Features ..... 1
Applications ..... 1
General Description .....  1
Functional Block Diagram ..... 1
Product Highlights ..... 1
Revision History ..... 2
Specifications .....  3
$\pm 15$ V Dual-Supply ..... 3
$\pm 20$ V Dual Supply ..... 4
12 V Single Supply. ..... 5
36 V Single Supply ..... 6
Continuous Current per Channel (Sx or D) ..... 6
Absolute Maximum Ratings ..... 7
Thermal Resistance .....  7
ESD Caution ..... 7
Pin Configurations and Function Descriptions .....  8
Typical Performance Characteristics .....  9
Test Circuits ..... 14
Terminology ..... 16
Theory of Operation ..... 17
Trench Isolation ..... 17
Applications Information ..... 18
Outline Dimensions ..... 19
Ordering Guide ..... 20

## REVISION HISTORY

## 9/2016-Revision 0: Initial Version

## SPECIFICATIONS

## $\pm 15$ V DUAL-SUPPLY

$\mathrm{V}_{\mathrm{DD}}=+15 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{\mathrm{SS}}=-15 \mathrm{~V} \pm 10 \%, \mathrm{GND}=0 \mathrm{~V}$, and $-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+210^{\circ} \mathrm{C}$, unless otherwise noted.
Table 1.


[^0]
## $\pm 20$ V DUAL SUPPLY

$\mathrm{V}_{\mathrm{DD}}=+20 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{\mathrm{SS}}=-20 \mathrm{~V} \pm 10 \%, \mathrm{GND}=0 \mathrm{~V}$, and $-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+210^{\circ} \mathrm{C}$, unless otherwise noted.
Table 2.

| Parameter | Symbol ${ }^{1}$ | Test Conditions/Comments ${ }^{1}$ | Min | Typ ${ }^{2}$ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ANALOG SWITCH <br> Analog Signal Range <br> On Resistance <br> On-Resistance Match Between Channels On-Resistance Flatness | Ron <br> $\Delta$ Ron <br> Rflat (on) | $\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{I}_{\mathrm{DS}}=-1 \mathrm{~mA}$, see Figure 31; <br> for maximum RoN, $\mathrm{V}_{\mathrm{DD}}=+18 \mathrm{~V}, \mathrm{~V}_{S S}=-18 \mathrm{~V}$ $\begin{aligned} & \mathrm{V}_{\mathrm{s}}= \pm 15 \mathrm{~V}, \mathrm{los}=-1 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{s}}= \pm 15 \mathrm{~V}, \mathrm{l} \mathrm{lo}=-1 \mathrm{~mA} \end{aligned}$ | Vss | $\begin{aligned} & 240 \\ & 1.5 \\ & 55 \end{aligned}$ | $\begin{aligned} & V_{D D} \\ & 350 \\ & 10 \\ & 110 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \Omega \\ & \Omega \\ & \Omega \\ & \Omega \end{aligned}$ |
| LEAKAGE CURRENTS Source Off Leakage Drain Off Leakage Channel On Leakage | Is (off) <br> ID (off) <br> $I_{D}$ (on), I $I_{\text {(on) }}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=+22 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=-22 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{~V}_{\mathrm{D}}=\mp 15 \mathrm{~V} \text {, see Figure } 32 \\ & \mathrm{~V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{~V}_{\mathrm{D}}=\mp 15 \mathrm{~V} \text {, see Figure } 32 \\ & \mathrm{~V}_{\mathrm{S}}=\mathrm{V}_{\mathrm{D}}= \pm 15 \mathrm{~V} \text {, see Figure } 30 \end{aligned}$ | $\begin{aligned} & -8 \\ & -60 \\ & -70 \end{aligned}$ | $\begin{aligned} & \pm 0.005 \\ & \pm 0.005 \\ & \pm 0.01 \end{aligned}$ | $\begin{aligned} & +8 \\ & +60 \\ & +70 \\ & \hline \end{aligned}$ | nA <br> nA <br> nA |
| DIGITAL INPUTS Input High Voltage Input Low Voltage Input Current Digital Input Capacitance | $\mathrm{V}_{\text {INH }}$ <br> $\mathrm{V}_{\mathrm{INL}}$ <br> linl or $\mathrm{l}_{\text {Inh }}$ <br> Cin | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {GND }}$ or $\mathrm{V}_{\text {DD }}$ | 2.0 -0.1 | $\begin{aligned} & +0.002 \\ & 3 \\ & \hline \end{aligned}$ | $\begin{aligned} & 0.8 \\ & +0.1 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mu \mathrm{~A} \\ & \mathrm{pF} \end{aligned}$ |
| DYNAMIC CHARACTERISTICS ${ }^{3}$ <br> Transition Time <br> On Time <br> Off Time <br> Break-Before-Make Time Delay <br> Charge Injection <br> Off Isolation <br> Channel to Channel Crosstalk <br> -3 dB Bandwidth <br> Source Capacitance, Off <br> Drain Capacitance, Off Source/Drain Capacitance, On | $\mathrm{t}_{\text {TRANSITION }}$ <br> ton (EN) <br> toff (EN) <br> to <br> Qins <br> $\mathrm{C}_{\mathrm{s}}$ (off) <br> $C_{D}$ (off) <br> $C_{D}$ (on), $C_{S}(o n)$ |  | 20 | $\begin{aligned} & 140 \\ & 120 \\ & 160 \\ & 45 \\ & 0.4 \\ & 86 \\ & -80 \\ & 121 \\ & 2.8 \\ & 33 \\ & 36 \\ & \hline \end{aligned}$ | $\begin{aligned} & 305 \\ & 245 \\ & 260 \end{aligned}$ | ns <br> ns <br> ns <br> ns <br> pC <br> dB <br> dB <br> MHz <br> pF <br> pF <br> pF |
| POWER REQUIREMENTS <br> Supply Current <br> Positive <br> Negative <br> Ground Current <br> Supply Range | ID <br> Iss <br> IGnd $\mathrm{V}_{\mathrm{DD}} / \mathrm{V}_{\mathrm{SS}}$ | $\begin{aligned} & \text { V} \begin{array}{l} \mathrm{VD} \\ \\ \text { Digital inputs }=02 \mathrm{~V} \text { or } 5 \mathrm{~V} \text {, see Figure } 28 \\ \text { Digital inputs }=0 \mathrm{~V} \text { or } 5 \mathrm{~V} \text {, see Figure } 29 \\ \text { Digital inputs }=0 \mathrm{~V} \text { or } 5 \mathrm{~V} \\ \text { GND }=0 \mathrm{~V} \end{array} \\ & \end{aligned}$ | $\pm 9$ | $\begin{aligned} & 60 \\ & 10 \\ & 60 \end{aligned}$ | $\begin{aligned} & 120 \\ & 20 \\ & 120 \\ & \pm 22 \end{aligned}$ | $\begin{aligned} & \mu \mathrm{A} \\ & \mu \mathrm{~A} \\ & \mu \mathrm{~A} \\ & \mathrm{~V} \end{aligned}$ |

[^1]ADG5298

## 12 V SINGLE SUPPLY

$\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}$, and $-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+210^{\circ} \mathrm{C}$, unless otherwise noted.
Table 3.

| Parameter | Symbol ${ }^{1}$ | Test Conditions/Comments ${ }^{1}$ | Min | Typ ${ }^{2}$ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ANALOG SWITCH <br> Analog Signal Range <br> On Resistance <br> On-Resistance Match Between Channels On-Resistance Flatness | Ron <br> $\Delta$ Ron <br> Rflat (on) | $V_{s}=0 \mathrm{~V}$ to $10 \mathrm{~V}, \mathrm{I}_{\mathrm{Ds}}=-1 \mathrm{~mA}$, see Figure 31 ; for maximum RoN, $\mathrm{V}_{\mathrm{DD}}=10.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}$ $\begin{aligned} & \mathrm{V}_{\mathrm{s}}=0 \mathrm{~V} \text { to } 10 \mathrm{~V}, \mathrm{los}_{\mathrm{D}}=-1 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{s}}=0 \mathrm{~V} \text { to } 10 \mathrm{~V}, \mathrm{l}_{\mathrm{Ds}}=-1 \mathrm{~mA} \end{aligned}$ | Vss | $\begin{aligned} & 650 \\ & 3 \\ & 240 \end{aligned}$ | $\begin{aligned} & V_{D D} \\ & 800 \\ & \\ & 24 \\ & 380 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \Omega \\ & \Omega \\ & \Omega \end{aligned}$ |
| LEAKAGE CURRENTS Source Off Leakage Drain Off Leakage Channel On Leakage | Is (off) <br> ID (off) <br> Id (on), Is (on) | $\begin{aligned} & \hline \mathrm{V}_{\mathrm{DD}}=13.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{S}}=1 \mathrm{~V} / 10 \mathrm{~V}, \mathrm{~V}_{\mathrm{D}}=10 \mathrm{~V} / 1 \mathrm{~V} \text {, see Figure } 32 \\ & \mathrm{~V}_{\mathrm{S}}=1 \mathrm{~V} / 10 \mathrm{~V}, \mathrm{~V}_{\mathrm{D}}=10 \mathrm{~V} / 1 \mathrm{~V} \text {, see Figure } 32 \\ & \mathrm{~V}_{\mathrm{S}}=\mathrm{V}_{\mathrm{D}}=1 \mathrm{~V} / 10 \mathrm{~V} \text {, see Figure } 30 \end{aligned}$ | $\begin{aligned} & -8 \\ & -60 \\ & -70 \end{aligned}$ | $\begin{aligned} & \pm 0.005 \\ & \pm 0.005 \\ & \pm 0.01 \end{aligned}$ | $\begin{aligned} & +8 \\ & +60 \\ & +70 \end{aligned}$ | $\begin{aligned} & \mathrm{nA} \\ & \mathrm{nA} \\ & \mathrm{nA} \end{aligned}$ |
| DIGITAL INPUTS Input High Voltage Input Low Voltage Input Current Digital Input Capacitance | $\mathrm{V}_{\text {INH }}$ <br> VinL <br> lind or linh <br> $\mathrm{Cl}_{\mathrm{IN}}$ | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {GND }}$ or $\mathrm{V}_{\text {dD }}$ | 2.0 -0.1 | $\begin{aligned} & +0.002 \\ & 3 \end{aligned}$ | 0.8 +0.1 | V <br> V <br> $\mu \mathrm{A}$ pF |
| DYNAMIC CHARACTERISTICS ${ }^{3}$ <br> Transition Time <br> On Time <br> Off Time <br> Break-Before-Make Time Delay <br> Charge Injection <br> Off Isolation <br> Channel to Channel Crosstalk <br> -3 dB Bandwidth <br> Source Capacitance, Off <br> Drain Capacitance, Off <br> Source/Drain Capacitance, On | t transition <br> ton (EN) <br> toff (EN) <br> to <br> Qinj <br> $\mathrm{C}_{\mathrm{s}}$ (off) <br> $C_{D}$ (off) <br> $C_{D}$ (on), $C_{S}$ (on) |  | 40 | $\begin{aligned} & 200 \\ & 180 \\ & 165 \\ & 95 \\ & 0.2 \\ & 0.86 \\ & -80 \\ & 95 \\ & 3.3 \\ & 38 \\ & 41 \\ & \hline \end{aligned}$ | $\begin{aligned} & 490 \\ & 435 \\ & 305 \end{aligned}$ | ns ns ns ns pC dB dB MHz pF pF pF |
| POWER REQUIREMENTS <br> Supply Current <br> Positive <br> Negative <br> Ground Current <br> Supply Range | IDD <br> Iss <br> Ignd $\mathrm{V}_{\mathrm{DD}} / \mathrm{V}_{\mathrm{SS}}$ | $\begin{aligned} & \hline \mathrm{V} D=13.2 \mathrm{~V} \\ & \\ & \text { Digital inputs }=0 \mathrm{~V} \text { or } 5 \mathrm{~V} \text {, see Figure } 28 \\ & \text { Digital inputs }=0 \mathrm{~V} \text { or } 5 \mathrm{~V} \text {, see Figure } 29 \\ & \text { Digital inputs }=0 \mathrm{~V} \text { or } 5 \mathrm{~V} \\ & \mathrm{GND}=0 \mathrm{~V}, \mathrm{~V} 5=0 \mathrm{~V} \\ & \hline \end{aligned}$ |  | $\begin{aligned} & 50 \\ & 7.5 \\ & 50 \end{aligned}$ | $\begin{aligned} & 75 \\ & 15 \\ & 75 \\ & 40 \end{aligned}$ | $\begin{aligned} & \mu \mathrm{A} \\ & \mu \mathrm{~A} \\ & \mu \mathrm{~A} \\ & \mathrm{~V} \end{aligned}$ |

[^2]
## 36 V SINGLE SUPPLY

$\mathrm{V}_{\mathrm{DD}}=36 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}$, and $-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+210^{\circ} \mathrm{C}$, unless otherwise noted.
Table 4.

| Parameter | Symbol ${ }^{1}$ | Test Conditions/ Comments ${ }^{1}$ | Min | Typ ${ }^{2}$ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ANALOG SWITCH <br> Analog Signal Range <br> On Resistance <br> On-Resistance Match Between Channels On-Resistance Flatness | Ron <br> $\Delta$ Ron <br> Rflat (on) | $\mathrm{V}_{\mathrm{s}}=0 \mathrm{~V}$ to 30 V , $\mathrm{los}_{\mathrm{os}}=-1 \mathrm{~mA}$, see Figure 31 ; for maximum RoN, $\mathrm{V}_{\mathrm{DD}}=32.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}$ $\begin{aligned} & \mathrm{V}_{\mathrm{s}}=0 \mathrm{~V} \text { to } 30 \mathrm{~V}, \mathrm{l}_{\mathrm{Ds}}=-1 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{s}}=0 \mathrm{~V} \text { to } 30 \mathrm{~V}, \mathrm{l}_{\mathrm{DS}}=-1 \mathrm{~mA} \end{aligned}$ | Vss | $\begin{aligned} & 260 \\ & 1.5 \\ & 55 \end{aligned}$ | $\begin{aligned} & \mathrm{V} D \mathrm{D} \\ & 350 \\ & \\ & 10 \\ & 110 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \Omega \\ & \Omega \\ & \Omega \\ & \Omega \end{aligned}$ |
| LEAKAGE CURRENTS Source Off Leakage Drain Off Leakage Channel On Leakage | $I_{s}$ (off) <br> lo (off) <br> ID (on), Is (on) | $\begin{aligned} & \hline \mathrm{V}_{\mathrm{DD}}=13.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{S}}=1 \mathrm{~V} / 10 \mathrm{~V}, \mathrm{~V}_{\mathrm{D}}=10 \mathrm{~V} / 1 \mathrm{~V} \text {, see Figure } 32 \\ & \mathrm{~V}_{\mathrm{S}}=1 \mathrm{~V} / 10 \mathrm{~V}, \mathrm{~V}_{\mathrm{D}}=10 \mathrm{~V} / 1 \mathrm{~V} \text {, see Figure } 32 \\ & \mathrm{~V}_{\mathrm{S}}=\mathrm{V}_{\mathrm{D}}=1 \mathrm{~V} / 10 \mathrm{~V} \text {, see Figure } 30 \\ & \hline \end{aligned}$ | $\begin{aligned} & -8 \\ & -60 \\ & -70 \end{aligned}$ | $\begin{aligned} & \pm 0.005 \\ & \pm 0.005 \\ & \pm 0.01 \end{aligned}$ | $\begin{aligned} & +8 \\ & +60 \\ & +70 \end{aligned}$ | nA <br> nA <br> nA |
| DIGITAL INPUTS <br> Input High Voltage <br> Input Low Voltage <br> Input Current <br> Digital Input Capacitance | $\mathrm{V}_{\text {INH }}$ <br> VinL <br> lind or linh <br> $\mathrm{Clin}^{\mathrm{I}}$ | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {GND }}$ or $\mathrm{V}_{\text {DD }}$ | $\begin{aligned} & 2.0 \\ & -0.1 \end{aligned}$ | $\begin{aligned} & +0.002 \\ & 3 \\ & \hline \end{aligned}$ | $\begin{aligned} & 0.8 \\ & +0.1 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mu \mathrm{~A} \\ & \mathrm{pF} \end{aligned}$ |
| DYNAMIC CHARACTERISTICS ${ }^{3}$ <br> Transition Time <br> On Time <br> Off Time <br> Break-Before-Make Time Delay <br> Charge Injection <br> Off Isolation <br> Channel to Channel Crosstalk <br> -3 dB Bandwidth <br> Source Capacitance, Off <br> Drain Capacitance, Off <br> Source/Drain Capacitance, On | $t_{\text {transition }}$ <br> ton (EN) <br> toff (EN) <br> $t_{D}$ <br> Qinj <br> $\mathrm{C}_{\mathrm{S}}$ (off) <br> $C_{D}$ (off) <br> $C_{D}$ (on), $C_{S}$ (on) |  | 20 | $\begin{aligned} & 170 \\ & 150 \\ & 180 \\ & 55 \\ & 0.3 \\ & 0 . \\ & -86 \\ & -80 \\ & 105 \\ & 2.7 \\ & 32 \\ & 35 \\ & \hline \end{aligned}$ | $\begin{aligned} & 320 \\ & 265 \\ & 265 \end{aligned}$ | ns <br> ns <br> ns <br> ns <br> pC <br> dB <br> dB <br> MHz <br> pF <br> pF <br> pF |
| POWER REQUIREMENTS <br> Supply Current <br> Positive <br> Negative <br> Ground Current <br> Supply Range | IDD <br> Iss <br> IGnd $\mathrm{V}_{\mathrm{DD}} / \mathrm{V}_{\mathrm{SS}}$ | $\begin{aligned} & \hline \mathrm{VDD}=13.2 \mathrm{~V} \\ & \\ & \text { Digital inputs }=0 \mathrm{~V} \text { or } 5 \mathrm{~V} \text {, see Figure } 28 \\ & \text { Digital inputs }=0 \mathrm{~V} \text { or } 5 \mathrm{~V} \text {, see Figure } 29 \\ & \text { Digital inputs }=0 \mathrm{~V} \text { or } 5 \mathrm{~V} \\ & \mathrm{GND}=0 \mathrm{~V}, \mathrm{~V} 5=0 \mathrm{~V} \end{aligned}$ |  | $\begin{aligned} & 80 \\ & 10 \\ & 80 \end{aligned}$ | $\begin{aligned} & 155 \\ & 20 \\ & 155 \\ & 40 \end{aligned}$ | $\begin{aligned} & \mu \mathrm{A} \\ & \mu \mathrm{~A} \\ & \mu \mathrm{~A} \\ & \mathrm{~V} \end{aligned}$ |

${ }^{1}$ See the Terminology section.
${ }^{2} \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, except for the analog switch and power requirements values, where $\mathrm{T}_{\mathrm{A}}=210^{\circ} \mathrm{C}$.
${ }^{3}$ Guaranteed by design, not subject to production test.

## CONTINUOUS CURRENT PER CHANNEL (Sx OR D)

Table 5.

| Parameter | Test Conditions/Comments | $\mathbf{1 7 5}{ }^{\circ} \mathbf{C}$ | $\mathbf{2 1 0}^{\circ} \mathbf{C}$ | Unit |
| :--- | :--- | :--- | :--- | :--- |
| CONTINUOUS CURRENT (Sx OR D) | $\theta_{\mathrm{JA}}=70^{\circ} \mathrm{C} / \mathrm{W}$ |  |  |  |
| $\mathrm{V}_{\mathrm{DD}}=+15 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=-15 \mathrm{~V}$ |  | 10 | 10 | mA maximum |
| $\mathrm{V}_{\mathrm{DD}}=+20 \mathrm{~V}, \mathrm{~V}_{S S}=-20 \mathrm{~V}$ |  | 10 | 10 | mA maximum |
| $\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}, \mathrm{~V}_{S S}=0 \mathrm{~V}$ |  | 6 | 6 | mA maximum |
| $\mathrm{V}_{\mathrm{DD}}=36 \mathrm{~V}, \mathrm{~V}_{S S}=0 \mathrm{~V}$ |  | 10 | 10 | mA maximum |

## ABSOLUTE MAXIMUM RATINGS

$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted.
Table 6.

| Parameter | Rating |
| :---: | :---: |
| $V_{\text {DD }}$ to V $\mathrm{V}_{\text {S }}$ | 48 V |
| VDD to GND | -0.3 V to +48 V |
| $\mathrm{V}_{\text {ss }}$ to GND | +0.3 V to -48V |
| Analog Inputs ${ }^{1}$ | $\mathrm{V}_{S S}-0.3 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ or 30 mA , whichever occurs first |
| Digital Inputs ${ }^{1}$ | $\mathrm{V}_{\mathrm{SS}}-0.3 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ or 30 mA , whichever occurs first |
| Peak Current, Sx or D Pins | 31 mA (pulsed at $1 \mathrm{~ms}, 10 \%$ duty cycle maximum) |
| Continuous Current, Sx or D Pins ${ }^{2}$ | Data $+5 \%$ |
| Temperature Range | $-55^{\circ} \mathrm{C}$ to $+210^{\circ} \mathrm{C}$ |
| Junction Temperature | $212^{\circ} \mathrm{C}$ |
| Reflow Soldering Peak Temperature, Pb Free | $260^{\circ} \mathrm{C}\left(+0^{\circ} \mathrm{C} /-5^{\circ} \mathrm{C}\right)$ |

${ }^{1}$ Overvoltages at the $\mathrm{Ax}, \mathrm{EN}, \mathrm{Sx}$, or D pins are clamped by internal diodes.
Limit the current to the maximum ratings given.
${ }^{2}$ See Table 5.
Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.
Only one absolute maximum rating can be applied at any one time.

## THERMAL RESISTANCE

Thermal performance is directly linked to printed circuit board (PCB) design and operating environment. Careful attention to PCB thermal design is required.

Table 7. Thermal Resistance

| Package Type | $\boldsymbol{\theta}_{\mathrm{JA}}$ | $\boldsymbol{\theta}_{\boldsymbol{\prime}}$ | Unit |
| :--- | :--- | :--- | :--- |
| F-16-1 | 70 | 22 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| FR-16-1 | 70 | 10 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

${ }^{1}$ Thermal impedance simulated values are based on JEDEC $2 s 2 p$ thermal test board. See JEDEC JESD51.

ESD CAUTION

|  | ESD (electrostatic discharge) sensitive device. <br> Charged devices and circuit boards can discharge <br> without detection. Although this product features <br> patented or proprietary protection circuitry, damage <br> may occur on devices subjected to high energy ESD. <br> Therefore, proper ESD precautions should be taken to <br> avoid performance degradation or loss of functionality. |
| :--- | :--- |

## PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS



Figure 2. FLATPACK Pin Configuration


Figure 3. Reversed Formed FLATPACK Pin Configuration

Table 8. Pin Function Descriptions

| Pin No. | Mnemonic | Description |
| :--- | :--- | :--- |
| 1 | A0 | Logic Control Input 0. |
| 2 | EN | Active High Digital Input. When low, the device is disabled and all switches are off. When high, the Ax logic inputs <br> determine the on switches. |
| 3 | VSS | Most Negative Power Supply Potential. In single-supply applications, this pin can be connected to ground. |
| 4 | S1 | Source Terminal 1. This pin can be an input or an output. |
| 5 | S2 | Source Terminal 2. This pin can be an input or an output. |
| 6 | S3 | Source Terminal 3. This pin can be an input or an output. |
| 7 | S4 | Source Terminal 4. This pin can be an input or an output. |
| 8 | D | Drain Terminal. This pin can be an input or an output. |
| 9 | S8 | Source Terminal 8. This pin can be an input or an output. |
| 10 | S7 | Source Terminal 7. This pin can be an input or an output. |
| 11 | S6 | Source Terminal 6. This pin can be an input or an output. |
| 12 | S5 | Source Terminal 5. This pin can be an input or an output. |
| 13 | VDD | Most Positive Power Supply Potential. |
| 14 | GND | Ground (0 V) Reference. |
| 15 | A2 | Logic Control Input 2. |
| 16 | A1 | Logic Control Input 1. |

Table 9. Truth Table

| A2 | A1 | A0 | EN | On Switch |
| :--- | :--- | :--- | :--- | :--- |
| $X^{1}$ | $X^{1}$ | $X^{1}$ | 0 | None |
| 0 | 0 | 0 | 1 | S1 |
| 0 | 0 | 1 | 1 | S2 |
| 0 | 1 | 0 | 1 | S3 |
| 0 | 1 | 1 | 1 | S5 |
| 1 | 0 | 0 | 1 | S6 |
| 1 | 0 | 1 | 1 | S7 |
| 1 | 1 | 0 | 1 | S8 |

[^3]
## TYPICAL PERFORMANCE CHARACTERISTICS



Figure 4. On Resistance (RoN) as a Function of $V_{S,}, V_{D}( \pm 20 V$ Dual Supply)


Figure 5. On Resistance (RoN) as a Function of $V_{S}, V_{D}( \pm 15$ V Dual Supply)


Figure 6. On Resistance (Ros) as a Function of $V_{S}, V_{D}$ (12 V Single Supply)


Figure 7. On Resistance (Ron) as a Function of $V_{s,}, V_{D}$ ( 36 V Single Supply)


Figure 8. On Resistance (Ros) as a Function of $V_{S}, V_{D}$ for Various Temperatures, $\pm 15$ V Dual Supply


Figure 9. On Resistance (Ros) as a Function of $V_{S}, V_{D}$ for Various Temperatures, $\pm 20$ V Dual Supply


Figure 10. On Resistance (Ron) as a Function of $V_{S}, V_{D}$ for Various Temperatures, 12 V Single Supply


Figure 11. On Resistance (Ron) as a Function of $V_{S}, V_{D}$ for Various Temperatures, 36 V Single Supply


Figure 12. Leakage Currents vs. Temperature, $\pm 15$ V Dual Supply


Figure 13. Leakage Current vs. Temperature, $\pm 20$ V Dual Supply


Figure 14. Leakage Current vs. Temperature, 12 V Single Supply


Figure 15. Leakage Current vs. Temperature, 36 V Single Supply


Figure 16. Off Isolation vs. Frequency, $\pm 15$ V Dual Supply


Figure 17. Crosstalk vs. Frequency, $\pm 15$ V Dual Supply


Figure 18. Charge Injection (Qisu) vs. Source Voltage (Vs), Drain to Source


Figure 19. Attenuation vs. Frequency, $\pm 15$ V Dual Supply


Figure 20. ACPSRR vs. Frequency, $\pm 15$ V Dual Supply


Figure 21. Charge Injection (Qiss) vs. Source Voltage $\left(V_{s}\right)$, Source to Drain


Figure 22. $t_{\text {tRANsition }}$ Time vs. Temperature


Figure 23. Capacitance vs. Source Voltage(Vs), $\pm 15$ V Dual Supply


Figure 24. Charge Injection as a Function of $V_{s}$ for Various Temperatures, $\pm 15$ V Dual Supply


Figure 25. Charge Injection as a Function of Vs for Various Temperatures, $\pm 20$ $\checkmark$ Dual Supply


Figure 26. Charge Injection as a Function of $V_{s}$ for Various Temperatures, 12 V Single Supply


Figure 27. Charge Injection as a Function of Vs for Various Temperatures, 36 V Single Supply


Figure 28. IDD vs Temperature


Figure 29. Iss vs Temperature

## TEST CIRCUITS



Figure 30. On Leakage


Figure 31. On Resistance


Figure 32. Off Leakage


CHANNEL-TO-CHANNEL CROSSTALK $=20 \log \frac{\mathbf{v}_{\text {OUT }}}{\mathbf{V}_{\text {S }}}$
Figure 33. Channel-to-Channel Crosstalk


Figure 34. Off Isolation


Figure 35. -3dB Bandwidth


Figure 36. Address to Output Switching Times, $t_{\text {transition }}$


Figure 37. Break-Before-Make Time Delay, $t_{D}$


Figure 38. Enable Delay, ton (EN), toff (EN)


Figure 39. Charge Injection, QINJ

## TERMINOLOGY

$\mathrm{I}_{\mathrm{DD}}$
$I_{D D}$ represents the positive supply current.
Iss
Iss represents the negative supply current.
$V_{D}, V_{s}$
$\mathrm{V}_{\mathrm{D}}$ and $\mathrm{V}_{\mathrm{S}}$ represent the analog voltage on Terminal D and Terminal Sx, respectively.
Ron
Ron is the ohmic resistance between Terminal D and Terminal Sx.

## $\Delta$ Ron

$\Delta$ Ron represents the difference between the Ron of any two channels.
$\mathbf{R}_{\text {flat (ON) }}$
Flatness that is defined as the difference between the maximum and minimum value of on resistance measured over the specified analog signal range is represented by $\mathrm{R}_{\mathrm{FLAT} \text { (ON). }}$

Is (Off)
Is (off) is the source leakage current with the switch off.
$\mathrm{I}_{\mathrm{D}}$ (Off)
$\mathrm{I}_{\mathrm{D}}$ (off) is the drain leakage current with the switch off.
$\mathrm{I}_{\mathrm{D}}(\mathrm{On}), \mathrm{I}_{\mathrm{s}}(\mathbf{O n})$
$\mathrm{I}_{\mathrm{D}}$ (on) and $\mathrm{I}_{\mathrm{S}}$ (on) represent the channel leakage currents with the switch on.
VinL
$\mathrm{V}_{\text {INL }}$ is the maximum input voltage for Logic 0 .
$V_{\text {INH }}$
$\mathrm{V}_{\text {INH }}$ is the minimum input voltage for Logic 1.
$\mathrm{I}_{\text {INL }}, \mathbf{I}_{\text {INH }}$
$\mathrm{I}_{\text {INL }}$ and $\mathrm{I}_{\text {INH }}$ represent the low and high input currents of the digital inputs.
$\mathrm{C}_{\mathrm{D}}$ (Off)
$C_{D}$ (off) represents the off switch drain capacitance, which is measured with reference to ground.
$\mathrm{C}_{\mathrm{s}}$ (Off)
$\mathrm{C}_{S}$ (off) represents the off switch source capacitance, which is measured with reference to ground.
$\mathrm{C}_{\mathrm{D}}$ (On), $\mathrm{C}_{\mathrm{s}}$ (On)
$C_{D}$ (on) and $C_{S}$ (on) represent on switch capacitances, which are measured with reference to ground.
$\mathrm{C}_{\mathrm{IN}}$
$\mathrm{C}_{\text {IN }}$ represents the digital input capacitance.
ton (EN)
ton (EN) represents the delay time between the $50 \%$ and $90 \%$ points of the digital input and switch on condition.
$\mathbf{t}_{\text {off }}$ (EN)
$\mathrm{t}_{\text {OFF }}$ (EN) represents the delay time between the $50 \%$ and $90 \%$ points of the digital input and switch off condition.
$\mathbf{t}_{\text {transition }}$
$\mathrm{t}_{\text {transition }}$ represents the delay time between the $50 \%$ and $90 \%$ points of the digital inputs and the switch on condition when switching from one address state to another.

## Break-Before-Make Time Delay ( $\mathbf{t}_{\mathrm{D}}$ )

$t_{D}$ represents the off time measured between the $80 \%$ point of both switches when switching from one address state to another.

Off Isolation
Off isolation is a measure of unwanted signal coupling through an off channel.

## Charge Injection

Charge injection is a measure of the glitch impulse transferred from the digital input to the analog output during switching.

## Crosstalk

Crosstalk is a measure of unwanted signal that is coupled through from one channel to another as a result of parasitic capacitance.

## Bandwidth

Bandwidth is the frequency at which the output is attenuated by -3 dB .

## On Response

On response is the frequency response of the on switch.

## AC Power Supply Rejection Ratio (ACPSRR)

ACPSRR is a measure of the ability of a device to avoid coupling noise and spurious signals that appear on the supply voltage pin to the output of the switch. The dc voltage on the device is modulated by a sine wave of 0.62 V p-p. The ratio of the amplitude of signal on the output to the amplitude of the modulation is the ACPSRR.

## THEORY OF OPERATION

The ADG5298 is a latch-up proof, bidirectional, 8:1 CMOS multiplexer that is designed to operate at very high temperatures. The device is controlled by four parallel digital inputs (EN, A0, A1, and A2). The EN input allows for the ADG5298 to be enabled or disabled. When the ADG5298 is disabled, the source pins (S1 to S8) disconnect from the drain pin (D). When the ADG5298 is enabled, the address lines (A0, A1, and A2) can determine which source pin ( S 1 to S 8 ) is connected to the drain pin (D).

## TRENCH ISOLATION

In the ADG5298, an insulating oxide layer (trench) is placed between the negative channel metal-oxide semiconductor (NMOS) and the positive channel metal-oxide semiconductor (PMOS) transistors of each CMOS switch. Parasitic junctions, which occur between the transistors in junction isolated switches, are eliminated, and the result is a completely latch-up proof switch that has minimal leakage over temperature.
In junction isolation, the N well and P well of the PMOS and NMOS transistors form a diode that is reverse biased under normal operation. However, during overvoltage conditions, this diode can become forward-biased. A silicon controlled rectifier (SCR) type circuit is formed by the two transistors, causing a significant amplification of the current that, in turn, leads to latch-up. With trench isolation, this diode is removed, and the result is a latch-up proof switch.


Figure 40. Trench Isolation

## ADG5298

## APPLICATIONS INFORMATION

The ultralow capacitance and charge injection of this switch makes it an ideal solution for data acquisition and sample-andhold applications, where low glitch and fast settling are required.
The ADG5298 can operate in a wide ambient temperature range from $-55^{\circ} \mathrm{C}$ to $+210^{\circ} \mathrm{C}$. Its wide range coupled with its
latch-up immune and low leakage features makes the ADG5298 perfect for use in harsh environments, such as downhole drilling and avionics. The ADG5298 has achieved a JESD78D Class II rating, handling stresses to $\pm 500 \mathrm{~mA}$ with a 10 ms pulse at the maximum operating temperature of the device $\left(210^{\circ} \mathrm{C}\right)$.

## OUTLINE DIMENSIONS



Figure 41. 16-Lead Ceramic Flat Package [FLATPACK] (F-16-1)
Dimensions shown in millimeters


Figure 42. 16-Lead Ceramic Flat Package with Reverse Formed Gullwing Leads [FLATPACK_RF]
Cavity Down
(FR-16-1)
Dimensions shown in millimeters

## ORDERING GUIDE

| Model $^{\mathbf{1}}$ | Temperature Range | Package Description | Package <br> Option |
| :--- | :--- | :--- | :--- |
| ADG5298HFZ | $-55^{\circ} \mathrm{C}$ to $+210^{\circ} \mathrm{C}$ | 16-Lead Ceramic Flat Package [FLATPACK] | F-16-1 |
| ADG5298HFRZ | $-55^{\circ} \mathrm{C}$ to $+210^{\circ} \mathrm{C}$ | 16-Lead Ceramic Flat Package with Reverse Formed Gullwing Leads [FLATPACK_RF] | FR-16-1 |
| EVAL-ADG5298EB1Z |  | Evaluation Board |  |

[^4]
# Mouser Electronics 

Authorized Distributor

Click to View Pricing, Inventory, Delivery \& Lifecycle Information:

Analog Devices Inc.:
EVAL-ADG5298EB1Z ADG5298HFRZ ADG5298HFZ


[^0]:    ${ }^{1}$ See the Terminology section.
    ${ }^{2} \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, except for the analog switch and power requirements values, where $\mathrm{T}_{\mathrm{A}}=210^{\circ} \mathrm{C}$.
    ${ }^{3}$ Guaranteed by design, not subject to production test.

[^1]:    ${ }^{1}$ See the Terminology section.
    ${ }^{2} \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, except for the analog switch and power requirements values, where $\mathrm{T}_{\mathrm{A}}=210^{\circ} \mathrm{C}$.
    ${ }^{3}$ Guaranteed by design, not subject to production test.

[^2]:    ${ }^{1}$ See the Terminology section.
    ${ }^{2} \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, except for the analog switch and power requirements values, where $\mathrm{T}_{\mathrm{A}}=210^{\circ} \mathrm{C}$.
    ${ }^{3}$ Guaranteed by design, not subject to production test.

[^3]:    ${ }^{1} \mathrm{X}$ is don't care.

[^4]:    ${ }^{1} Z=$ RoHS Compliant Part.

