## $I^{2} \mathrm{C}$ CMOS $8 \times 12$ Analog Switch Array with Dual/Single Supplies

## FEATURES

- ${ }^{2} \mathrm{C}$-compatible interface
- 3.4 MHz high speed $\mathrm{I}^{2} \mathrm{C}$ option
- 32-lead LFCSP ( $5 \mathrm{~mm} \times 5 \mathrm{~mm}$ )
- Double-buffered input logic
- Simultaneous update of multiple switches
- Up to 300 MHz bandwidth
- Fully specified at dual $\pm 5 \mathrm{~V} /$ single +12 V operation
- On resistance $35 \Omega$ maximum
- Low quiescent current < $20 \mu \mathrm{~A}$
- Qualified for automotive applications


## APPLICATIONS

- AV switching in TV
- Automotive infotainment
- AV receivers
- CCTV
- Ultrasound applications
- KVM switching
- Telecom applications
- Test equipment/instrumentation
- PBX systems


## GENERAL DESCRIPTION

The ADG2128 is an analog cross point switch with an array size of $8 \times 12$. The switch array is arranged so that there are eight columns by 12 rows, for a total of 96 switch channels. The array is bidirectional, and the rows and columns can be configured as either inputs or outputs. Each of the 96 switches can be addressed and configured through the $I^{2} \mathrm{C}$-compatible interface. Standard, full speed, and high speed ( 3.4 MHz ) $\left.\right|^{2} \mathrm{C}$ interfaces are supported. Any simultaneous switch combination is allowed. An additional feature of the ADG2128 is that switches can be updated simultaneously, using the LDSW command. In addition, a RESET option allows all of the switch channels to be reset/off. At power-on, all switches are in the off condition. The device is packaged in a 32 -lead, $5 \mathrm{~mm} \times 5$ mm LFCSP.

## FUNCTIONAL BLOCK DIAGRAM



Figure 1.

## TABLE OF CONTENTS

Features ..... 1
Applications ..... 1
General Description. ..... 1
Functional Block Diagram ..... 1
Specifications ..... 3
$I^{2} \mathrm{C}$ Timing Specifications ..... 6
Timing Diagram. ..... 7
Absolute Maximum Ratings ..... 8
ESD Caution. ..... 8
Pin Configuration and Function Descriptions ..... 9
Typical Performance Characteristics ..... 10
Test Circuits ..... 14
Terminology ..... 16
Theory of Operation. ..... 17
RESET/Power-On Reset ..... 17
Load Switch (LDSW) ..... 17
Readback ..... 17
Serial Interface ..... 18
High Speed $I^{2} \mathrm{C}$ Interface ..... 18
Serial Bus Address. ..... 18
Writing to the ADG2128. ..... 19
Input Shift Register. ..... 19
Write Operation ..... 20
Read Operation ..... 20
Evaluation Board ..... 22
Using the ADG2128 Evaluation Board ..... 22
Power Supply ..... 22
Schematics. ..... 23
Outline Dimensions ..... 25
Ordering Guide. ..... 25
$I^{2} \mathrm{C}$ Speed Options ..... 25
Evaluation Boards ..... 25
Automotive Products ..... 25
REVISION HISTORY
3/2023—Rev. D to Rev. E
Changed LFCSP_VQ to LFCSP (Throughout). ..... 1
Change to Table 2. ..... 4
Updated Outline Dimensions ..... 25
Changes to Ordering Guide ..... 25
Added $\mathrm{I}^{2} \mathrm{C}$ Speed Options Section ..... 25

## SPECIFICATIONS

$V_{D D}=12 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{S S}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{L}}=5 \mathrm{~V}, G N D=0 \mathrm{~V}$, all specifications $\mathrm{T}_{\mathrm{MIN}}$ to $\mathrm{T}_{\text {MAX }}$, unless otherwise noted. Temperature range is as follows: B version: $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$; Y version: $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$.

Table 1.

| Parameter | B Version |  | Y Version |  | Unit | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $+25^{\circ} \mathrm{C}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $+25^{\circ} \mathrm{C}$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  |  |
| ANALOG SWITCH <br> Analog Signal Range On Resistance, RoN <br> On Resistance Matching Between Channels, $\Delta \mathrm{R}_{\text {ON }}$ On Resistance Flatness, $\mathrm{R}_{\text {FLAT(ON) }}$ | 30 35 32 37 45 50 4.5 8 2.3 3.5 14.5 18 | $\begin{aligned} & V_{D D}-2 \mathrm{~V} \\ & 40 \\ & 42 \\ & 57 \\ & 9 \\ & 4 \\ & 20 \end{aligned}$ | 30 35 32 37 45 50 4.5 8 2.3 3.5 14.5 18 | $\begin{aligned} & V_{D D}-2 \mathrm{~V} \\ & 42 \\ & 47 \\ & 62 \\ & 10 \\ & 5 \\ & 22 \end{aligned}$ | $V$ max <br> $\Omega$ typ <br> $\Omega$ max <br> $\Omega$ typ <br> $\Omega$ max <br> $\Omega$ typ <br> $\Omega$ max <br> $\Omega$ typ <br> $\Omega$ max <br> $\Omega$ typ <br> $\Omega$ max <br> $\Omega$ typ <br> $\Omega$ max | $\begin{aligned} & V_{D D}=+10.8 \mathrm{~V}, \mathrm{~V}_{\mathbb{N}}=0 \mathrm{~V}, I_{\mathrm{S}}=-10 \mathrm{~mA} \\ & V_{D D}=+10.8 \mathrm{~V}, \mathrm{~V}_{\mathbb{N}}=+1.4 \mathrm{~V}, I_{\mathrm{S}}=-10 \mathrm{~mA} \\ & V_{D D}=+10.8 \mathrm{~V}, \mathrm{~V}_{\mathbb{N}}=+5.4 \mathrm{~V}, I_{\mathrm{S}}=-10 \mathrm{~mA} \\ & V_{D D}=+10.8 \mathrm{~V}, \mathrm{~V}_{\mathbb{N}}=0 \mathrm{~V}, I_{\mathrm{S}}=-10 \mathrm{~mA} \\ & V_{D D}=10.8 \mathrm{~V}, V_{\mathbb{I N}}=0 \mathrm{~V} \text { to }+1.4 \mathrm{~V}, I_{\mathrm{S}}=-10 \mathrm{~mA} \\ & V_{D D}=10.8 \mathrm{~V}, V_{\mathbb{N}}=0 \mathrm{~V} \text { to }+5.4 \mathrm{~V}, I_{\mathrm{S}}=-10 \mathrm{~mA} \end{aligned}$ |
| LEAKAGE CURRENTS <br> Channel Off Leakage, I IFF Channel On Leakage, Ion | $\begin{aligned} & \pm 0.03 \\ & \pm 0.03 \end{aligned}$ |  | $\begin{aligned} & \pm 0.03 \\ & \pm 0.03 \end{aligned}$ |  | $\mu \mathrm{A}$ typ <br> $\mu$ A typ | $\begin{aligned} & V_{D D}=13.2 \mathrm{~V} \\ & V_{X}=7 \mathrm{~V} / 1 \mathrm{~V}, V_{Y}=1 \mathrm{~V} / 7 \mathrm{~V} \\ & V_{X}=V_{Y}=1 \mathrm{~V} \text { or } 7 \mathrm{~V} \end{aligned}$ |
| DYNAMIC CHARACTERISTICS ${ }^{1}$ <br> CofF <br> Con <br> $\mathrm{t}_{\mathrm{ON}}$ <br> $t_{\text {OFF }}$ <br> THD $+N$ <br> PSRR <br> -3 dB Bandwidth <br> Off Isolation <br> Channel-to-Channel Crosstalk <br> Adjacent Channels <br> Nonadjacent Channels <br> Differential Gain <br> Differential Phase <br> Charge Injection | $\begin{array}{\|l} 11 \\ 18.5 \\ 170 \\ 185 \\ 210 \\ 250 \\ 0.04 \\ \\ 210 \\ 16.5 \\ -69 \\ \\ -63 \\ -76 \\ 0.4 \\ 0.6 \\ -3.5 \end{array}$ | $\begin{aligned} & 190 \\ & 255 \end{aligned}$ | 11 18.5 170 185 210 250 0.04 90 210 16.5 -69 -63 -76 0.4 0.6 -3.5 | $195$ $260$ | pF typ <br> pF typ <br> ns typ <br> ns max <br> ns typ <br> ns max <br> \% typ <br> dB typ <br> MHz typ <br> MHz typ <br> dB typ <br> dB typ <br> dB typ <br> \% typ <br> - typ <br> pC typ | $\begin{aligned} & R_{L}=300 \Omega, C_{L}=35 \mathrm{pF} \\ & R_{L}=300 \Omega, C_{L}=35 \mathrm{pF} \\ & \\ & R_{L}=10 \mathrm{k} \Omega, f=20 \mathrm{~Hz} \text { to } 20 \mathrm{kHz}, V_{S}=1 \mathrm{Vp}-\mathrm{p} \\ & \mathrm{f}=20 \mathrm{kHz} \text {; without decoupling; see Figure } 24 \\ & \text { Individual inputs to outputs } \\ & 8 \text { inputs to } 1 \text { output } \\ & R_{L}=75 \Omega, C_{L}=5 \mathrm{pF}, \mathrm{f}=5 \mathrm{MHz} \\ & R_{L}=75 \Omega, C_{L}=5 \mathrm{pF}, \mathrm{f}=5 \mathrm{MHz} \\ & \\ & R_{L}=75 \Omega, C_{L}=5 \mathrm{pF}, f=5 \mathrm{MHz} \\ & R_{L}=75 \Omega, C_{L}=5 \mathrm{pF}, f=5 \mathrm{MHz} \\ & V_{S}=4 \mathrm{~V}, R_{S}=0 \Omega, C_{L}=1 \mathrm{nF} \end{aligned}$ |
| LOGIC INPUTS (Ax, RESET) ${ }^{1}$ <br> Input High Voltage, $\mathrm{V}_{\mathrm{INH}}$ <br> Input Low Voltage, $\mathrm{V}_{\mathbb{I N L}}$ Input Leakage Current, $I_{\mathbb{N}}$ <br> Input Capacitance, $\mathrm{C}_{\mathrm{N}}$ | $0.005$ <br> 7 | $\begin{aligned} & 2.0 \\ & 0.8 \\ & \pm 1 \end{aligned}$ | $0.005$ <br> 7 | $\begin{gathered} 2.0 \\ 0.8 \\ \pm 1 \end{gathered}$ | $V$ min <br> $\checkmark$ max <br> $\mu$ A typ <br> $\mu \mathrm{A}$ max <br> pF typ |  |
| $\begin{gathered} \hline \text { LOGIC INPUTS (SCL, SDA) }{ }^{1} \\ \text { Input High Voltage, } \mathrm{V}_{\mathrm{INH}} \end{gathered}$ |  | $\begin{aligned} & 0.7 V_{L} \\ & V_{L}+0.3 \end{aligned}$ |  | $\begin{aligned} & 0.7 \mathrm{~V}_{\mathrm{L}} \\ & \mathrm{~V}_{\mathrm{L}}+0.3 \end{aligned}$ | $V$ min <br> $\checkmark$ max |  |

## SPECIFICATIONS

Table 1. (Continued)


1 Guaranteed by design, not subject to production test.
$V_{D D}=+5 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{S S}=-5 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{\mathrm{L}}=5 \mathrm{~V}, G N D=0 \mathrm{~V}$, all specifications $\mathrm{T}_{\text {MIN }}$ to $T_{\text {MAX }}$, unless otherwise noted. Temperature range is as follows: $B$ version: $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$; Y version: $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$.

Table 2.


## SPECIFICATIONS

Table 2. (Continued)

| Parameter | B Version |  | Y Version |  | Unit | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $+25^{\circ} \mathrm{C}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $+25^{\circ} \mathrm{C}$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  |  |
| Channel On Leakage, $\mathrm{I}_{\text {N }}$ | $\pm 0.03$ |  | $\pm 0.03$ |  | $\mu \mathrm{Atyp}$ | $V_{X}=V_{Y}=-2 \mathrm{~V}$ or +4.5 V |
| DYNAMIC CHARACTERISTICS ${ }^{1}$ <br> Coff <br> $\mathrm{C}_{\mathrm{ON}}$ <br> $\mathrm{t}_{\mathrm{ON}}$ <br> $t_{\text {OFF }}$ <br> THD + N <br> PSRR <br> -3 dB Bandwidth <br> Off Isolation <br> Channel-to-Channel Crosstalk <br> Adjacent Channels <br> Nonadjacent Channels <br> Differential Gain <br> Differential Phase <br> Charge Injection | $\begin{array}{\|l} 6 \\ 9.5 \\ 170 \\ 200 \\ 210 \\ 250 \\ 0.04 \\ \\ 300 \\ 18 \\ -66 \\ \\ -62 \\ -79 \\ 1.5 \\ 1.8 \\ -3 \end{array}$ | $215$ $255$ | $\begin{aligned} & 6 \\ & 9.5 \\ & 170 \\ & 200 \\ & 210 \\ & 250 \\ & 0.04 \\ & 90 \\ & 300 \\ & 18 \\ & -64 \\ & \\ & -62 \\ & -79 \\ & 1.5 \\ & 1.8 \\ & -3 \end{aligned}$ | $\begin{aligned} & 220 \\ & 260 \end{aligned}$ | pF typ <br> pF typ <br> ns typ <br> ns max <br> ns typ <br> ns max <br> \% typ <br> dB typ <br> MHz typ <br> MHz typ <br> dB typ <br> dB typ <br> dB typ <br> \% typ <br> ${ }^{\circ}$ typ <br> pC typ | $\begin{aligned} & R_{L}=300 \Omega, C_{L}=35 \mathrm{pF} \\ & R_{L}=300 \Omega, C_{L}=35 \mathrm{pF} \\ & \\ & R_{L}=10 \mathrm{k} \Omega, f=20 \mathrm{~Hz} \text { to } 20 \mathrm{kHz}, V_{S}=1 \mathrm{Vp}-\mathrm{p} \\ & \mathrm{f}=20 \mathrm{kHz} \text {; without decoupling; see Figure } 24 \\ & \text { Individual inputs to outputs } \\ & 8 \text { inputs to } 1 \text { output } \\ & R_{L}=75 \Omega, C_{L}=5 \mathrm{pF}, \mathrm{f}=5 \mathrm{MHz} \\ & R_{L}=75 \Omega, C_{L}=5 \mathrm{pF}, \mathrm{f}=5 \mathrm{MHz} \\ & \\ & R_{L}=75 \Omega, C_{L}=5 \mathrm{pF}, \mathrm{f}=5 \mathrm{MHz} \\ & R_{L}=75 \Omega, C_{L}=5 \mathrm{pF}, \mathrm{f}=5 \mathrm{MHz} \\ & V_{S}=0 \mathrm{~V}, R_{S}=0 \Omega, C_{L}=1 \mathrm{nF} \end{aligned}$ |
| LOGIC INPUTS (Ax, RESET) ${ }^{1}$ Input High Voltage, $\mathrm{V}_{\text {INH }}$ Input Low Voltage, $\mathrm{V}_{\text {INL }}$ Input Leakage Current, $\mathrm{I}_{\mathbb{N}}$ Input Capacitance, $\mathrm{C}_{\mathrm{N}}$ | $0.005$ <br> 7 | $\begin{aligned} & 2.0 \\ & 0.8 \\ & \pm 1 \end{aligned}$ | $0.005$ <br> 7 | $\begin{aligned} & 2.0 \\ & 0.8 \\ & \pm 1 \end{aligned}$ | $V$ min <br> $\checkmark$ max <br> $\mu \mathrm{A}$ typ <br> $\mu A \max$ <br> pF typ |  |
| ```LOGIC INPUTS (SCL, SDA)}\mp@subsup{}{}{1 Input High Voltage, VINH Input Low Voltage, VINL``` |  | $\begin{aligned} & 0.7 \mathrm{~V}_{\mathrm{L}} \\ & \mathrm{~V}_{\mathrm{L}}+0.3 \\ & -0.3 \\ & 0.3 \mathrm{~V}_{\mathrm{L}} \end{aligned}$ |  | $\begin{aligned} & 0.7 \mathrm{~V}_{\mathrm{L}} \\ & \mathrm{~V}_{\mathrm{L}}+0.3 \\ & -0.3 \\ & 0.3 \mathrm{~V}_{\mathrm{L}} \end{aligned}$ | $V$ min <br> $V$ max <br> $V$ min <br> $V$ max |  |
| Input Leakage Current, $\mathrm{I}_{\mathbb{N}}$ <br> Input Hysteresis <br> Input Capacitance, $\mathrm{C}_{\mathrm{N}}$ | $0.005$ <br> 7 | $\pm 1$ $0.05 \mathrm{~V}_{\mathrm{L}}$ | $0.005$ <br> 7 | $\pm 1$ $0.05 \mathrm{~V}_{\mathrm{L}}$ | $\mu \mathrm{A}$ typ <br> $\mu \mathrm{A}$ max <br> $V$ min <br> pF typ | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{L}}$ |
| LOGIC OUTPUT (SDA) ${ }^{1}$ <br> Output Low Voltage, $\mathrm{V}_{\mathrm{OL}}$ <br> Floating State Leakage Current |  | $\begin{aligned} & 0.4 \\ & 0.6 \\ & \pm 1 \end{aligned}$ |  | $\begin{aligned} & 0.4 \\ & 0.6 \\ & \pm 1 \end{aligned}$ | $V$ max <br> $V$ max <br> $\mu \mathrm{A}$ max | $\begin{aligned} & \mathrm{I}_{\mathrm{SINK}}=3 \mathrm{~mA} \\ & \mathrm{I}_{\mathrm{SINK}}=6 \mathrm{~mA} \end{aligned}$ |
| POWER REQUIREMENTS <br> $I_{D D}$ <br> Iss <br> L Interface Inactive <br> Interface Active: 400 kHz fscl | $\begin{aligned} & 0.05 \\ & 0.05 \\ & 0.3 \\ & 0.1 \end{aligned}$ | 1 <br> 1 | $\begin{aligned} & 0.005 \\ & 0.005 \\ & 0.3 \\ & 0.1 \end{aligned}$ | 1 <br> 1 <br> 2 | $\mu \mathrm{A}$ typ <br> $\mu \mathrm{A} \max$ <br> $\mu \mathrm{A}$ typ <br> $\mu A \max$ <br> $\mu \mathrm{A}$ typ <br> $\mu A \max$ <br> mA typ | Digital inputs $=0 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{L}}$ <br> Digital inputs $=0 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{L}}$ <br> Digital inputs $=0 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{L}}$ |

## SPECIFICATIONS

Table 2. (Continued)

|  | B Version |  |  | Y Version |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Parameter | $+25^{\circ} \mathrm{C}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $+25^{\circ} \mathrm{C}$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | Unit | Conditions |
| Interface Active: 3.4 MHz fSCL | 0.4 | 0.1 | 0.4 | 0.1 | mA max <br> mA typ <br> mA max | -HS model only |

1 Guaranteed by design, not subject to production test.

## $I^{2} C$ TIMING SPECIFICATIONS

$V_{D D}=5 \mathrm{~V}$ to $12 \mathrm{~V} ; \mathrm{V}_{S S}=-5 \mathrm{~V}$ to $0 \mathrm{~V} ; \mathrm{V}_{\mathrm{L}}=5 \mathrm{~V} ; G N D=0 \mathrm{~V} ; \mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted (see Figure 2).

## Table 3.



## SPECIFICATIONS

Table 3. (Continued)

| Parameter ${ }^{1}$ | Conditions | ADG2128 Limit at $\mathrm{T}_{\text {MIN }}, \mathrm{T}_{\text {MAX }}$ |  | Unit | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max |  |  |
|  | Fast mode <br> High speed mode ${ }^{2}$ <br> $C_{B}=100 \mathrm{pF}$ maximum <br> $\mathrm{C}_{\mathrm{B}}=400 \mathrm{pF}$ maximum | $\begin{aligned} & 20+0.1 C_{B} \\ & 10 \\ & 20 \end{aligned}$ | $\begin{aligned} & 300 \\ & 80 \\ & 160 \end{aligned}$ | ns <br> ns <br> ns |  |
| $\mathrm{t}_{10}$ | Standard mode <br> Fast mode <br> High speed mode ${ }^{2}$ <br> $C_{B}=100 \mathrm{pF}$ maximum <br> $C_{B}=400 \mathrm{pF}$ maximum | $\begin{aligned} & 20+0.1 C_{B} \\ & 10 \\ & 20 \end{aligned}$ | $\begin{aligned} & 300 \\ & 300 \\ & 80 \\ & 160 \end{aligned}$ | ns <br> ns <br> ns <br> ns | $\mathrm{t}_{\text {FDA }}$, fall time of SDA signal |
| $\mathrm{t}_{11}$ | Standard mode <br> Fast mode <br> High speed mode ${ }^{2}$ <br> $C_{B}=100 \mathrm{pF}$ maximum <br> $C_{B}=400 \mathrm{pF}$ maximum | $\begin{aligned} & 20+0.1 C_{B} \\ & 10 \\ & 20 \end{aligned}$ | $\begin{aligned} & 1000 \\ & 300 \\ & 40 \\ & 80 \end{aligned}$ | ns <br> ns <br> ns <br> ns | $\mathrm{t}_{\text {RCL }}$, rise time of SCL signal |
| $\mathrm{t}_{11 \mathrm{~A}}$ | Standard mode <br> Fast mode <br> High speed mode ${ }^{2}$ <br> $C_{B}=100 \mathrm{pF}$ maximum <br> $C_{B}=400 \mathrm{pF}$ maximum | $\begin{aligned} & 20+0.1 C_{B} \\ & 10 \\ & 20 \end{aligned}$ | $\begin{aligned} & 1000 \\ & 300 \\ & 80 \\ & 160 \end{aligned}$ | ns <br> ns <br> ns <br> ns | $\mathrm{t}_{\text {RCL1 }}$, rise time of SCL signal after a repeated start condition and after an acknowledge bit |
| $\mathrm{t}_{12}$ | Standard mode <br> Fast mode <br> High speed mode ${ }^{2}$ <br> $C_{B}=100 \mathrm{pF}$ maximum <br> $C_{B}=400 \mathrm{pF}$ maximum | $\begin{aligned} & 20+0.1 C_{B} \\ & 10 \\ & 20 \end{aligned}$ | $\begin{aligned} & 300 \\ & 300 \\ & 40 \\ & 80 \end{aligned}$ | $\begin{aligned} & \text { ns } \\ & \text { ns } \\ & \text { ns } \\ & \text { ns } \end{aligned}$ | $\mathrm{t}_{\text {FLL }}$, fall time of SCL signal |
| $t_{\text {SP }}$ | Fast mode High speed mode ${ }^{2}$ | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & 50 \\ & 10 \end{aligned}$ | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ | Pulse width of suppressed spike |

${ }^{1}$ Guaranteed by initial characterization. All values measured with input filtering enabled. $C_{B}$ refers to capacitive load on the bus line; $t_{R}$ and $t_{F}$ are measured between $0.3 \mathrm{~V}_{D D}$ and $0.7 \mathrm{~V}_{\mathrm{DD}}$.
2 High speed ${ }^{2} \mathrm{C}$ is available only in -HS models.
${ }^{3}$ A device must provide a data hold time for SDA to bridge the undefined region of the SCL falling edge.

## TIMING DIAGRAM



Figure 2. Timing Diagram for 2-Wire Serial Interface

## ABSOLUTE MAXIMUM RATINGS

$T_{A}=25^{\circ} \mathrm{C}$, unless otherwise noted.
Table 4.

| Parameter | Rating |
| :---: | :---: |
| $V_{D D}$ to $V_{S S}$ | 15 V |
| $V_{D D}$ to GND | -0.3 V to +15 V |
| $V_{\text {SS }}$ to GND | +0.3V to -7V |
| $V_{L}$ to GND | -0.3 V to +7V |
| Analog Inputs | $\mathrm{V}_{S S}-0.3 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ |
| Digital Inputs | -0.3 V to $\mathrm{V}_{\mathrm{L}}+0.3 \mathrm{~V}$ or 30 mA , whichever occurs first |
| Continuous Current <br> 10 V on Input; Single Input Connected <br> to Single Output | 65 mA |
| 1 V on Input; Single Input Connected to Single Output | 90 mA |
| 10 V on Input; Eight Inputs Connected to Eight Outputs | 25 mA |
| Operating Temperature Range |  |
| Industrial (B Version) | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Automotive (Y Version) | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Junction Temperature | $150^{\circ} \mathrm{C}$ |
| 32-Lead LFCSP_VQ |  |
| $\theta_{\text {JA }}$ Thermal Impedance | $108.2^{\circ} \mathrm{C} / \mathrm{W}$ |
| Reflow Soldering (Pb Free) |  |
| Peak Temperature | $260^{\circ} \mathrm{C}(+0 /-5)$ |
| Time at Peak Temperature | 10 sec to 40 sec |

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

## ESD CAUTION

|  | ESD (electrostatic discharge) sensitive device. Charged devi- <br> ces and circuit boards can discharge without detection. Although <br> this product features patented or proprietary protection circuitry, <br> damage may occur on devices subjected to high energy ESD. <br> Therefore, proper ESD precautions should be taken to avoid <br> performance degradation or loss of functionality. |
| :--- | :--- |

## PIN CONFIGURATION AND FUNCTION DESCRIPTIONS

## 



| $\mathrm{v}_{\mathrm{ss}}$ |  | ${ }^{24} \mathrm{~V}_{\mathrm{DD}}$ |
| :---: | :---: | :---: |
| nc 2 |  | ${ }^{23} \mathrm{NC}$ |
| x0 ${ }^{3}$ | ADG2128 | ${ }^{22} \mathrm{x} 11$ |
| x14 |  | $21 \times 10$ |
| X2 5 | TOP VIEW （Not to Scale） | ${ }^{20} \mathrm{x} 9$ |
| x $\square^{6}$ |  | 19 x 8 |
| $\times 4.7$ |  | 18 x 7 |
| $\times 58$ |  | 17 x 6 |
|  |  |  |
|  | シミラツすジ |  |

NOTES
1．THE EXPOSED PADDLE IS SOLDERED TO $\mathrm{V}_{\text {SS }}$ ．
2．NC＝NO CONNECT．DO NOT CONNECT TO THIS PIN．．
Figure 3．Pin Configuration

Table 5．Pin Function Descriptions ${ }^{1}$

| Pin No． | Mnemonic | Description |
| :---: | :---: | :---: |
| 1 | $V_{S S}$ | Negative Power Supply in a Dual－Supply Application．For single－supply applications，this pin should be tied to GND． |
| 2， 23 | NC | This pin is not connected internally（see Figure 3）． |
| 3 to 8， 17 to 22 | X0 to X11 | Can be inputs or outputs． |
| 9 to 16 | Y0 to Y7 | Can be inputs or outputs． |
| 24 | $V_{D D}$ | Positive Power Supply Input． |
| 25 | $V_{\text {L }}$ | Logic Power Supply Input． |
| 26 | SDA | Digital I／O．Bidirectional open drain data line．External pull－up resistor required． |
| 27 | SCL | Digital Input，Serial Clock Line．Open drain input that is used in conjunction with SDA to clock data into the device．External pull－up resistor required． |
| 28 | A0 | Logic Input．Address pin that sets the least significant bit of the 7－bit slave address． |
| 29 | A1 | Logic Input．Address pin that sets the second least significant bit of the 7－bit slave address． |
| 30 | A2 | Logic Input．Address pin that sets the third least significant bit of the 7－bit slave address． |
| 31 | RESET | Active Low Logic Input．When this pin is low，all switches are open，and appropriate registers are cleared to 0 ． |
| 32 | GND | Ground Reference Point for All Circuitry on the ADG2128． |
|  | EPAD | Exposed Pad．The exposed paddle is soldered to $\mathrm{V}_{\text {Ss }}$ ． |

[^0]
## TYPICAL PERFORMANCE CHARACTERISTICS



Figure 4. Signal Range


Figure 5. $R_{0 N}$ vs. Source Voltage, Dual $\pm 5 \mathrm{~V}$ Supplies


Figure 6. $R_{O N}$ vs. Supplies, $V_{D D}=12 V \pm 10 \%$


Figure 7. $R_{O N}$ vs. Source Voltage, $V_{D D}=8 \mathrm{~V} \pm 10 \%$


Figure 8. $R_{\text {ON }}$ vs. Temperature, Dual $\pm 5 \mathrm{~V}$ Supplies


Figure 9. $R_{O N} v s$. Temperature, $V_{D D}=12 \mathrm{~V}$

## TYPICAL PERFORMANCE CHARACTERISTICS



Figure 10. $R_{O N}$ vs. Temperature, $V_{D D}=8 \mathrm{~V}$


Figure 11. On Leakage vs. Temperature, Dual $\pm 5$ V Supplies


Figure 12. Off Leakage vs. Temperature, Dual $\pm 5 \mathrm{~V}$ Supplies


Figure 13. On Leakage vs. Temperature, 12 V Single Supply


Figure 14. Off Leakage vs. Temperature, 12 V Single Supply


Figure 15. Charge Injection vs. Supply Voltage

## TYPICAL PERFORMANCE CHARACTERISTICS



Figure 16. $T_{O N} / T_{\text {OFF }}$ Times vs. Temperature


Figure 17. Individual Inputs to Individual Outputs Bandwidth, Dual $\pm 5 \mathrm{~V}$ Supply


Figure 18. Individual Inputs to Individual Outputs Bandwidth, 12 V Single Supply


Figure 19. One Input to Eight Outputs Bandwidth, 5 V Dual Supply


Figure 20. Off Isolation vs. Frequency


Figure 21. Crosstalk vs. Frequency

## TYPICAL PERFORMANCE CHARACTERISTICS



Figure 22. Digital Current ( $L_{L}$ ) vs. Frequency


Figure 23. Digital Current (IL) vs. V LOGIC for Varying Digital Supply Voltage


Figure 24. ACPSRR

## TEST CIRCUITS

The test circuits show measurements on one channel for clarity, but the circuit applies to any of the switches in the matrix.



Figure 27. On Leakage

Figure 25. On Resistance


Figure 26. Off Leakage


Figure 28. Switching Times, $t_{\text {ON }}$, $t_{\text {OFF }}$


Figure 29. Charge Injection


Figure 30. Off Isolation

## TEST CIRCUITS



Figure 31. Bandwidth


Figure 32. Channel-to-Channel Crosstalk

## TERMINOLOGY

## On Resistance ( $\mathrm{R}_{\mathrm{ON}}$ )

The series on-channel resistance measured between the $X$ input/output and the Y input/output.

## On Resistance Match ( $\Delta \mathbf{R}_{\mathrm{ON}}$ )

The channel-to-channel matching of on resistance when channels are operated under identical conditions.

## On Resistance Flatness ( $\mathrm{R}_{\text {FLAT(ON) }}$ )

The variation of on resistance over the specified range produced by the specified analog input voltage change with a constant load current.

## Channel Off Leakage (loff)

The sum of leakage currents into or out of an off channel input.

## Channel On Leakage (ION)

The current loss/gain through an on-channel resistance, creating a voltage offset across the device.

## Input Leakage Current ( $\mathbf{I}_{\mathbf{N}}$ )

The current flowing into a digital input when a specified low level or high level voltage is applied to that input.

## Input Off Capacitance (Coff)

The capacitance between an analog input and ground when the switch channel is off.

## Input/Output On Capacitance (Con)

The capacitance between the inputs or outputs and ground when the switch channel is on.

## Digital Input Capacitance ( $\mathrm{C}_{\text {IN }}$ )

The capacitance between a digital input and ground.

## Output On Switching Time ( $\mathrm{t}_{\mathrm{ON}}$ )

The time required for the switch channel to close. The time is measured from $50 \%$ of the logic input change to the time the output reaches $10 \%$ of the final value.

## Output Off Switching Time ( $\mathrm{t}_{\mathrm{OFF}}$ )

The time required for the switch to open. This time is measured from $50 \%$ of the logic input change to the time the output reaches $90 \%$ of the switch off condition.

## Total Harmonic Distortion + Noise (THD + N)

The ratio of the harmonic amplitudes plus noise of a signal to the fundamental.

## -3 dB Bandwidth

The frequency at which the output is attenuated by 3 dB .

## Off Isolation

The measure of unwanted signal coupling through an off switch.

## Crosstalk

The measure of unwanted signal that is coupled through from one channel to another as a result of parasitic capacitance.

## Differential Gain

The measure of how much color saturation shift occurs when the luminance level changes. Both attenuation and amplification can occur; therefore, the largest amplitude change between any two levels is specified and is expressed as a percentage of the largest chrominance amplitude.

## Differential Phase

The measure of how much hue shift occurs when the luminance level changes. It can be a negative or positive value and is expressed in degrees of subcarrier phase.

## Charge Injection

The measure of the glitch impulse transferred from the digital input to the analog output during on/off switching

## Input High Voltage (VINH)

The minimum input voltage for Logic 1.

## Input Low Voltage ( $\mathrm{V}_{\mathrm{INL}}$ )

The maximum input voltage for Logic 0 .

## Output Low Voltage ( $\mathrm{V}_{\mathrm{OL}}$ )

The minimum input voltage for Logic 1.

## Input Low Voltage ( $\mathrm{V}_{\text {INL }}$ )

The maximum output voltage for Logic 0 .

## $I_{D D}$

Positive supply current.

## Iss

Negative supply current.

## THEORY OF OPERATION

The ADG2128 is an analog cross point switch with an array size of $8 \times 12$. The 12 rows are referred to as the $X$ input/output lines, while the eight columns are referred to as the $Y$ input/output lines. The device is fully flexible in that it connects any $X$ line or number of $X$ lines with any $Y$ line when turned on. Similarly, it connects any $X$ line with any number of $Y$ lines when turned on.

Control of the ADG2128 is carried out via an ${ }^{2}$ C interface. The device can be operated from single supplies of up to 13.2 V or from dual $\pm 5 \mathrm{~V}$ supplies. The ADG2128 has many attractive features, such as the ability to reset all the switches, the ability to update many switches at the same time, and the option of reading back the status of any switch. All of these features are described in more detail here in the Theory of Operation section.

## RESET/POWER-ON RESET

The ADG2128 offers the ability to reset all of the 96 switches to the off state. This is done through the RESET pin. When the RESET pin is low, all switches are open (off), and appropriate registers are cleared. Note that the ADG2128 also has a power-on reset block. This ensures that all switches are in the off condition on power-up of the device. In addition, all internal registers are filled with Os and remain so until a valid write to the ADG2128 takes place.

## LOAD SWITCH (LDSW)

LDSW is an active high command that allows a number of switches to be simultaneously updated. This is useful in applications where it
is important to have synchronous transmission of signals. There are two LDSW modes: the transparent mode and the latched mode.

## Transparent Mode

In this mode, the switch position changes after the new word is written in. LDSW is set to 1 .

## Latched Mode

In this mode, the switch positions are not updated at the same time that the input registers are written to. This is achieved by setting LDSW to 0 for each word (apart from the last word) written to the device. Then, setting LDSW to 1 for the last word allows all of the switches in that sequence to be simultaneously updated.

## READBACK

Readback of the switch array conditions is also offered when in standard mode and fast mode. Readback enables the user to check the status of the switches of the ADG2128. This is very useful when debugging a system.

## SERIAL INTERFACE

The ADG2128 is controlled via an ${ }^{2} \mathrm{C}$-compatible serial bus. The parts are connected to this bus as a slave device (no clock is generated by the switch).

## HIGH SPEED $I^{2} C$ INTERFACE

In addition to standard and full speed $I^{2} C$, the ADG2128 also supports the high speed ( 3.4 MHz ) $\mathrm{I}^{2} \mathrm{C}$ interface. Only the - HS models provide this added performance. See the Ordering Guide for details.

## SERIAL BUS ADDRESS

The ADG2128 has a 7-bit slave address. The four MSBs are hard coded to 1110, and the three LSBs are determined by the state of Pin A0, Pin A1, and Pin A2. By offering the facility to hardware configure Pin A0, Pin A1, and Pin A2, up to eight of these devices can be connected to a single serial bus.

The 2 -wire serial bus protocol operates as follows:

1. The master initiates data transfer by establishing a start condition, defined as when a high-to-low transition on the SDA line occurs while SCL is high. This indicates that an address/data stream follows. All slave peripherals connected to the serial bus respond to the start condition and shift in the next eight bits, consisting of a 7 -bit address (MSB first) plus an R/W bit that determines the direction of the data transfer, that is, whether data is written to or read from the slave device.
2. The peripheral whose address corresponds to the transmitted address responds by pulling the SDA line low during the ninth clock pulse, known as the acknowledge bit. At this stage, all other devices on the bus remain idle while the selected device waits for data to be written to or read from its serial register. If the $R \bar{W}$ bit is 1 (high), the master reads from the slave device. If the $R \bar{W}$ bit is 0 (low), the master writes to the slave device.
3. Data is transmitted over the serial bus in sequences of nine clock pulses: eight data bits followed by an acknowledge bit from the receiver of the data. Transitions on the SDA line must occur during the low period of the clock signal, SCL, and remain stable during the high period of SCL, because a low-to-high transition when the clock is high can be interpreted as a stop signal.
4. When all data bits have been read or written, a stop condition is established by the master. A stop condition is defined as a low-to-high transition on the SDA line while SCL is high. In write mode, the master pulls the SDA line high during the 10th clock pulse to establish a stop condition. In read mode, the master issues a no acknowledge for the ninth clock pulse (that is, the SDA line remains high). The master then brings the SDA line low before the 10th clock pulse and then high during the 10th clock pulse to establish a stop condition.

Refer to Figure 33 and Figure 34 for a graphical explanation of the serial data transfer protocol.

ADG2128

## WRITING TO THE ADG2128

## INPUT SHIFT REGISTER

The input shift register is 24 bits wide. A 3-byte write is necessary when writing to this register and is done under the control of the serial clock input, SCL. The contents of the three bytes of the input shift register are shown in Figure 33 and described in Table 6.


Figure 33. Data-Words

Table 6. Input Shift Register Bit Function Descriptions

| Bit | Mnemonic | Description |
| :---: | :---: | :---: |
| DB23 to DB17 | 1110xxx | The MSBs of the ADG2128 are set to 1110. The LSBs of the address byte are set by the state of the three address pins, Pin A0, Pin A1, and Pin A2. |
| DB16 | $R / \bar{W}$ | Controls whether the ADG2128 slave device is read from or written to. If $R / \bar{W}=1$, the $A D G 2128$ is being read from. If $R / \bar{W}=0$, the ADG2128 is being written to. |
| DB15 | Data | Controls whether the switch is to be open (off) or closed (on).If Data $=0$, the switch is open/off. If Data $=1$, the switch is closed/on. |
| DB14 to DB11 | AX3 to AX0 | Controls I/Os X0 to X11. See Table 7 for the decode truth table. |
| DB10 to DB8 | AY2 to AY0 | Controls I/Os Y0 to Y7. See Table 7 for the decode truth table. |
| DB7 to DB1 |  | Don't care. |
| DB0 | LDSW | This bit is useful when a number of switches need to be simultaneously updated. If LDSW $=1$, the switch position changes after the new word is read. If LDSW $=0$, the input data is latched, but the switch position is not changed. |

As shown in Table 6, Bit DB11 to Bit DB14 control the X input/output lines, while Bit DB8 to Bit DB10 control the Y input/output lines. Table 7 shows the truth table for these bits. Note the full coding sequence is written out for Channel Y 0 , and Channel Y 1 to Channel Y 7 follow a similar pattern. Note also that the RESET pin must be high when writing to the device.

Table 7. Address Decode Truth Table

| DB15 | DB14 | DB13 | DB12 | DB11 | DB10 | DB9 | DB8 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DATA | AX3 | AX2 | AX1 | AXO | AY2 | AY1 | AYO | Switch Configuration |
| 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | XO to YO (on) |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | XO to YO (off) |
| 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | X1 to Y0 (on) |
| 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | X 1 to YO (off) |
| 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | X2 to YO (on) |
| 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | X2 to Y0 (off) |
| 1 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | X3 to YO (on) |
| 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | X3 to Y0 (off) |
| 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | X4 to YO (on) |
| 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | X4 to Y0 (off) |
| 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | X5 to Y0 (on) |
| 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | X5 to Y0 (off) |
| X | 0 | 1 | 1 | 0 | 0 | 0 | 0 | Reserved |
| X | 0 | 1 | 1 | 1 | 0 | 0 | 0 | Reserved |
| 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | X6 to Y0 (on) |
| 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | X6 to Y0 (off) |
| 1 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | X7 to Y0 (on) |
| 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | X7 to Y0 (off) |
| 1 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | X8 to YO (on) |
| 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | X8 to Y0 (off) |
| 1 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | X 9 to YO (on) |

## WRITING TO THE ADG2128

Table 7. Address Decode Truth Table (Continued)

| DB15 | DB14 | DB13 | DB12 | DB11 | DB10 | DB9 | DB8 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DATA | AX3 | AX2 | AX1 | AXO | AY2 | AY1 | AYO | Switch Configuration |
| 0 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | X9 to Y0 (off) |
| 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | X10 to Y0 (on) |
| 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | X10 to Y0 (off) |
| 1 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | X11 to Y0 (on) |
| 0 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | X11 to Y0 (off) |
| X | 1 | 1 | 1 | 0 | 0 | 0 | 0 | Reserved |
| X | 1 | 1 | 1 | 1 | 0 | 0 | 0 | Reserved |
| 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | XO to Y1 (on) |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | X0 to Y1 (off) |
| .. | . | .. |  | . | . | .. | . |  |
| 1 | 1 | 1 | 0 | 1 | 0 | 0 | 1 | X11 to Y1 (on) |
| 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | X0 to Y2 (on) |
| 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | XO to Y2 (off) |
| . | . | .. | . | . | . | . | . |  |
| 1 | 1 | 1 | 0 | 1 | 0 | 1 | 0 | X11 to Y2 (on) |
| 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | XO to Y3 (on) |
| 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | XO to Y3 (off) |
| . | . | . | . | . | . | . | - |  |
| 1 | 1 | 1 | 0 | 1 | 0 | 1 | 1 | X11 to Y3 (on) |
| 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | X0 to Y4 (on) |
| 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | X0 to Y4 (off) |
| . | - | .. | - | - | . | .. | - |  |
| 1 | 1 | 1 | 0 | 1 | 1 | 0 | 0 | X11 to Y4 (on) |
| 1 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | X0 to Y5 (on) |
| 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | X0 to Y5 (off) |
| . | . | . | . | . | . | . | . |  |
| 1 | 1 | 1 | 0 | 1 | 1 | 0 | 1 | X11 to Y5 (on) |
| 1 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | X0 to Y6 (on) |
| 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | X0 to Y6 (off) |
| .. | . | . | . | . | . | - | . |  |
| 1 | 1 | 1 | 0 | 1 | 1 | 1 | 0 | X11 to Y6 (on) |
| 1 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | X0 to Y7 (on) |
| 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | X0 to Y7 (off) |
| . | . | - | . | . | . | . | . |  |
| 1 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | X11 to Y7 (on) |

## WRITE OPERATION

When writing to the ADG2128, the user must begin with an address byte and $R / W$ bit, after which the switch acknowledges that it is prepared to receive data by pulling SDA low. This address byte is followed by the two 8 -bit words. The write operations for the switch array are shown in Figure 34. Note that it is only the condition of the switch corresponding to the bits in the data bytes that changes state. All other switches retain their previous condition.

## READ OPERATION

Readback on the ADG2128 has been designed to work as a tool for debug and can be used to output the status of any of the 96
switches of the device. The readback function is a 2 -step sequence that works as follows:

1. Select the relevant $X$ line that you wish to read back from. Note that there are eight switches connecting that X line to the eight Y lines. The next step involves writing to the ADG2128 to tell the part that you would like to know the status of those eight switches.
a. Enter the $I^{2} \mathrm{C}$ address of the $\mathrm{ADG2128}$, and set the $R \bar{W}$ bit to 0 to indicate that you are writing to the device.
b. Enter the readback address for the $X$ line of interest, the addresses of which are shown in Table 8. Note that the

## WRITING TO THE ADG2128

ADG2128 is expecting a 2 -byte write; therefore, be sure to enter another byte of don't cares. (see Figure 35).
c. The ADG2128 then places the status of those eight switches in a register that can be read back.
2. The second step involves reading back from the register that holds the status of the eight switches associated with your $X$ line of choice.
a. As before, enter the $\mathrm{I}^{2} \mathrm{C}$ address of the ADG2128. This time, set the $R / \bar{W}$ bit to 1 to indicate that you would like to read back from the device.


Figure 34. Write Operation

Table 8. Readback Addresses for Each X Line

| $X$ Line | RB7 | RB6 | RB5 | RB4 | RB3 | RB2 | RB1 | RB0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| X0 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 0 |
| X1 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 0 |
| X2 | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 0 |
| X3 | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 0 |
| X4 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 1 |
| X5 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 1 |
| X6 | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 1 |
| X7 | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 1 |
| X8 | 0 | 0 | 1 | 1 | 0 | 1 | 1 | 0 |
| X9 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 0 |
| X10 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 0 |
| X11 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 0 |



Figure 35. Read Operation

## EVALUATION BOARD

The ADG2128 evaluation board allows designers to evaluate the high performance ADG2128 $8 \times 12$ switch array with minimum effort.

The evaluation kit includes a populated, tested ADG2128 printed circuit board. The evaluation board interfaces to the USB port of a PC, or it can be used as a standalone evaluation board. Software is available with the evaluation board that allows the user to easily program the ADG2128 through the USB port. Schematics of the evaluation board are shown in Figure 36 and Figure 37. The software runs on any PC that has Microsoft ${ }^{\circledR}$ Windows ${ }^{\circledR} 2000$ or Windows XP installed.

## USING THE ADG2128 EVALUATION BOARD

The ADG2128 evaluation kit is a test system designed to simplify the evaluation of the ADG2128. Each input/output of the part comes with a socket specifically chosen for easy audio/video evaluation. An application note is also available with the evaluation board and gives full information on operating the evaluation board.

## POWER SUPPLY

The ADG2128 evaluation board can be operated with both single and dual supplies. $\mathrm{V}_{D D}$ and $\mathrm{V}_{S S}$ are supplied externally by the user. The $V_{L}$ supply can be applied externally, or the USB port can be used to power the digital circuitry.

## EVALUATION BOARD

## SCHEMATICS



Figure 36. EVAL-ADG2128EB Schematic, USB Controller Section

## EVALUATION BOARD



Figure 37. EVAL-ADG2128EB Schematic, Chip Section

## OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MO-220-WHHD
Figure 38. 32-Lead Lead Frame Chip Scale Package [LFCSP] $5 \times 5 \mathrm{~mm}$ Body and 0.75 mm Package Height (CP-32-7)
Dimensions shown in millimeters
Updated: March 16, 2023
ORDERING GUIDE

| Model ${ }^{1,2}$ | Temperature Range | Package Description | Packing Quantity | Package Option |
| :---: | :---: | :---: | :---: | :---: |
| ADG2128BCPZ-HS-RL7 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 32-Lead LFCSP ( $5 \mathrm{~mm} \times 5 \mathrm{~mm}$ w/ EP) | Reel, 1500 | CP-32-7 |
| ADG2128BCPZ-REEL | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 32-Lead LFCSP ( $5 \mathrm{~mm} \times 5 \mathrm{~mm} \mathrm{wl}$ EP) | Reel, 5000 | CP-32-7 |
| ADG2128BCPZ-REEL7 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 32-Lead LFCSP ( $5 \mathrm{~mm} \times 5 \mathrm{~mm}$ w/ EP) | Reel, 1500 | CP-32-7 |
| ADG2128WBCPZ-REEL7 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 32-Lead LFCSP ( $5 \mathrm{~mm} \times 5 \mathrm{~mm} \mathrm{wl}$ EP) | Reel, 1500 | CP-32-7 |
| ADG2128YCPZ-REEL7 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 32-Lead LFCSP ( $5 \mathrm{~mm} \times 5 \mathrm{~mm} \mathrm{w} / \mathrm{EP}$ ) | Reel, 1500 | CP-32-7 |

1 Z = RoHS Compliant Part.
${ }^{2}$ W $=$ Qualified for Automotive Applications.
$I^{2} \mathrm{C}$ SPEED OPTIONS

| Model $^{1}$ | I $^{2} \mathrm{C}$ Speed |
| :--- | :--- |
| ADG2128BCPZ-REEL | $100 \mathrm{kHz}, 400 \mathrm{kHz}$ |
| ADG2128BCPZ-REEL7 | $100 \mathrm{kHz}, 400 \mathrm{kHz}$ |
| ADG2128BCPZ-HS-RL7 | $100 \mathrm{kHz}, 400 \mathrm{kHz}, 3.4 \mathrm{MHz}$ |
| ADG2128WBCPZ-REEL7 | $100 \mathrm{kHz}, 400 \mathrm{kHz}$ |
| ADG2128YCPZ-REEL7 | $100 \mathrm{kHz}, 400 \mathrm{kHz}$ |
| 1 Z = RoHS Compliant Part. |  |

## EVALUATION BOARDS

| Model $^{1}$ | Description |
| :--- | :--- |
| EVAL-ADG2128EBZ $^{1} \mathrm{Z}=$ RoHS Compliant Part. | Evaluation Board |

## AUTOMOTIVE PRODUCTS

The ADG2128W models are available with controlled manufacturing to support the quality and reliability requirements of automotive applications. Note that these automotive models may have specifications that differ from the commercial models; therefore, designers should review the Specifications section of this data sheet carefully. Only the automotive grade products shown are available for use in automotive

## OUTLINE DIMENSIONS

applications. Contact your local Analog Devices account representative for specific product ordering information and to obtain the specific Automotive Reliability reports for these models.
${ }^{2} \mathrm{C}$ refers to a communications protocol originally developed by Philips Semiconductors (now NXP Semiconductors).

# Mouser Electronics 

Authorized Distributor

Click to View Pricing, Inventory, Delivery \& Lifecycle Information:

Analog Devices Inc.:
ADG2128BCPZ-HS-RL7 ADG2128BCPZ-REEL ADG2128BCPZ-REEL7 ADG2128YCPZ-REEL7 EVAL-
ADG2128EBZ ADG2128WBCPZ-REEL7


[^0]:    1 It is recommended that the exposed paddle be soldered to $\mathrm{V}_{S S}$ to improve heat dissipation and crosstalk．

