## 50 MHz Direct Digital Synthesizer, Waveform Generator

## Data Sheet

## FEATURES

5 V power supply
50 MHz speed
On-chip COS lookup table
On-chip, 10-bit DAC
Serial loading
Power-down option
Temperature range: $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
200 mW power consumption
16-Lead TSSOP

## APPLICATIONS

Frequency stimulus/waveform generation
Frequency phase tuning and modulation
Low power RF/communications systems
Liquid and gas flow measurement
Sensory applications: proximity, motion, and defect detection

## GENERAL DESCRIPTION

The AD9835 is a numerically-controlled oscillator employing a phase accumulator, a COS lookup table, and a 10-bit digital-to-analog converter integrated on a single CMOS chip. Modulation capabilities are provided for phase modulation and frequency modulation.

Clock rates of up to 50 MHz are supported. Frequency accuracy can be controlled to one part in 4 billion. Modulation is effected by loading registers through the serial interface. A power-down bit allows the user to power down the AD9835 when it is not in use; the power consumption reduces to 1.75 mW .

This part is available in a 16-lead TSSOP package.
Similar DDS products can be found at
http://www.analog.com/DDS.

## Test and medical equipment

FUNCTIONAL BLOCK DIAGRAM


Figure 1.

Rev. A

## TABLE OF CONTENTS

Features ..... 1
Applications .....  1
General Description .....  1
Functional Block Diagram .....  1
Revision History ..... 2
Specifications ..... 3
Timing Characteristics ..... 5
Absolute Maximum Ratings ..... 6
ESD Caution ..... 6
Pin Configuration and Function Descriptions ..... 7
Typical Performance Characteristics ..... 9
Terminology ..... 12
Theory Of Operation ..... 13
Circuit Description. ..... 14
Numerical Controlled Oscillator and Phase Modulator ..... 14
COS LookUp Table (LUT) ..... 14
Digital-to-Analog Converter ..... 14
Functional Description ..... 15
Serial Interface ..... 15
Direct Data Transfer and Deferred Data Transfer ..... 16
REVISION HISTORY
9/11—Rev. 0 to Rev. A
Updated Format ..... Universal
Changes to Features and Applications ..... 1
Changes to Specification Statement ..... 3
Changes to Figure 2 ..... 4
Changes to Timing Characteristics Statement ..... 5
Replaced Evaluation Board Section; Renumbered Sequentially ..... 22
Changes to Bill of Materials ..... 27
Changes to Ordering Guide ..... 28
Latency ..... 17
Flowcharts ..... 17
Applications Information ..... 20
Grounding and Layout ..... 20
Interfacing the AD9835 to Microprocessors ..... 20
AD9835-to-ADSP-21xx Interface ..... 20
AD9835-to-68HC11/68L11 Interface. ..... 21
AD9835-to-80C51/80L51 Interface ..... 21
AD9835-to-DSP56002 Interface ..... 21
Evaluation Board ..... 22
System Demonstration Platform. ..... 22
AD9835 to SPORT Interface ..... 22
XO vs. External Clock ..... 22
Power Supply ..... 22
Evaluation Board Schematics and Layout ..... 23
Ordering Information ..... 26
Bill of Materials. ..... 26
Outline Dimensions ..... 27
Ordering Guide ..... 27

## 7/98-Revision 0: Initial Version

AD9835

## SPECIFICATIONS

$\mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V} \pm 5 \% ; \mathrm{AGND}=\mathrm{DGND}=0 \mathrm{~V} ; \mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}$ to $\mathrm{T}_{\mathrm{MAX}} ; \operatorname{REFIN}=$ REFOUT; $\mathrm{R}_{\text {SET }}=3.9 \mathrm{k} \Omega ; \mathrm{R}_{\mathrm{LOAD}}=300 \Omega$ for IOUT, unless otherwise noted. Also, see Figure 2.

Table 1.

| Parameter ${ }^{1}$ | Min | Typ | Max | Units | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: |
| SIGNAL DAC SPECIFICATIONS <br> Resolution <br> Update Rate ( $f_{\text {max }}$ ) <br> IOUT Full Scale <br> Output Compliance <br> DC Accuracy <br> Integral Nonlinearity <br> Differential Nonlinearity |  | $\begin{aligned} & 50 \\ & 4 \end{aligned}$ <br> $\pm 1$ $\pm 0.5$ | 10 <br> 4.75 <br> 1.35 | Bits MSPS <br> mA <br> mA <br> V <br> LSB <br> LSB |  |
| DDS SPECIFICATIONS ${ }^{2}$ <br> Dynamic Specifications <br> Signal-to-Noise Ratio <br> Total Harmonic Distortion <br> Spurious Free Dynamic Range (SFDR) ${ }^{3}$ <br> Narrow Band ( $\pm 50 \mathrm{kHz}$ ) <br> Wide Band ( $\pm 2 \mathrm{MHz}$ ) <br> Clock Feedthrough <br> Wake-Up Time <br> Power-Down Option | 50 $\begin{aligned} & -72 \\ & -50 \end{aligned}$ | $\begin{aligned} & -60 \\ & 1 \end{aligned}$ | -52 | dB <br> dBc <br> dBc <br> dBc <br> dBc <br> ms | $\begin{aligned} & f_{\text {MCLK }}=50 \mathrm{MHz}, f_{\text {out }}=1 \mathrm{MHz} \\ & f_{\text {MCLK }}=50 \mathrm{MHz}, f_{\text {out }}=1 \mathrm{MHz} \\ & f_{\text {MCLK }}=6.25 \mathrm{MHz}, f_{\text {out }}=2.11 \mathrm{MHz} \end{aligned}$ <br> Yes |
| VOLTAGE REFERENCE <br> Internal Reference @ $+25^{\circ} \mathrm{C}$ <br> $\mathrm{T}_{\text {min }}$ to $\mathrm{T}_{\text {max }}$ <br> REFIN Input Impedance <br> Reference TC <br> REFOUT Output Impedance | $1.131$ | $\begin{aligned} & 1.21 \\ & 10 \\ & 100 \\ & 300 \end{aligned}$ | 1.29 | V <br> V <br> $\mathrm{M} \Omega$ <br> $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ <br> $\Omega$ |  |
| LOGIC INPUTS <br> $\mathrm{V}_{\text {INн }}$, Input High Voltage <br> $V_{\text {INL }}$ Input Low Voltage IINн, Input Current CIN, Input Capacitance | DVDD - 0.9 |  | $\begin{aligned} & 0.9 \\ & 10 \\ & 10 \end{aligned}$ | V <br> V <br> $\mu \mathrm{A}$ pF |  |
| POWER SUPPLIES <br> AVDD <br> DVDD <br> $I_{A A}$ <br> IDD <br> $l_{A A}+I_{D D^{4}}$ <br> Low Power Sleep Mode |  | $\begin{aligned} & 2.5+ \\ & 0.33 / \mathrm{MHz} \end{aligned}$ | $\begin{aligned} & 5.25 \\ & 5.25 \\ & 5 \\ & \\ & 40 \\ & 0.35 \end{aligned}$ | $V \min / V \max$ <br> V min/V max <br> mA max <br> mA typ <br> mA max <br> mA max | $\mathrm{f}_{\text {мсLк }}=50 \mathrm{MHz}$ |

[^0]

## Data Sheet

## TIMING CHARACTERISTICS

$\mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V} \pm 5 \%$; AGND $=\mathrm{DGND}=0 \mathrm{~V}$, unless otherwise noted.
Table 2.

| Parameter | Limit at $\mathrm{T}_{\text {min }}$ to $\mathrm{T}_{\text {max }}$ (B Version) | Units | Test Conditions/Comments |
| :---: | :---: | :---: | :---: |
| $\mathrm{t}_{1}$ | 20 | ns min | MCLK period |
| $\mathrm{t}_{2}$ | 8 | ns min | MCLK high duration |
| $\mathrm{t}_{3}$ | 8 | ns min | MCLK low duration |
| $\mathrm{t}_{4}$ | 50 | ns min | SCLK period |
| $\mathrm{t}_{5}$ | 20 | ns min | SCLK high duration |
| $\mathrm{t}_{6}$ | 20 | ns min | SCLK low duration |
| $\mathrm{t}_{7}$ | 15 | ns min | FSYNC to SCLK falling edge setup time |
| $\mathrm{t}_{8}$ | 20 | ns min | FSYNC to SCLK hold time |
|  | SCLK - 5 | ns max |  |
| $\mathrm{t}_{9}$ | 15 | ns min | Data setup time |
| $\mathrm{t}_{10}$ | 5 | $n \mathrm{n}$ min | Data hold time |
| $\mathrm{t}_{11}$ | 8 | ns min | FSELECT, PSEL0, PSEL1 setup time before mclk rising edge |
| $\mathrm{t}_{11 \mathrm{~A}^{1}}$ | 8 | ns min | FSELECT, PSEL0, PSEL1 setup time after mclk rising edge |

${ }^{1}$ See the Pin Configuration and Function Descriptions section.

## Timing Diagrams



## ABSOLUTE MAXIMUM RATINGS

$\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.
Table 3.

| Parameter | Rating |
| :--- | :--- |
| AVDD to AGND | -0.3 V to +7 V |
| DVDD to DGND | -0.3 V to +7 V |
| AVDD to DVDD | -0.3 V to +0.3 V |
| AGND to DGND | -0.3 V to +0.3 V |
| Digital I/O Voltage to DGND | -0.3 V to DVDD +0.3 V |
| Analog I/O Voltage to AGND | -0.3 V to AVDD +0.3 V |
| Operating Temperature Range |  |
| $\quad-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |  |
| Industrial (B Version) | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $+150^{\circ} \mathrm{C}$ |
| Maximum Junction Temperature | $158^{\circ} \mathrm{C} / \mathrm{W}$ |
| TSSOP $\theta_{\mathrm{JA}}$ Thermal Impedance |  |
| Lead Temperature, Soldering | $+215^{\circ} \mathrm{C}$ |
| $\quad$ Vapor Phase $(60 \mathrm{sec})$ | $+220^{\circ} \mathrm{C}$ |
| Infrared (15 sec) | $>4500 \mathrm{~V}$ |
| ESD Rating |  |

## PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



Figure 6. Pin Configuration
Table 4. Pin Function Descriptions

| Pin No. | Mnemonic | Description |
| :---: | :---: | :---: |
| ANALOG SIGNAL AND REFERENCE |  |  |
| 1 | FS ADJUST | Full-Scale Adjust Control. A resistor (RSET) is connected between this pin and AGND. This determines the magnitude of the full-scale DAC current. The relationship between RSET and the full-scale current is $I O U T_{\text {FULL-SCALE }}=12.5 \times V_{\text {REFIN }} / R_{\text {SET }}$, where $V_{\text {REFIN }}=1.21 \mathrm{~V}$ nominal, $R_{S E T}=3.9 \mathrm{k} \Omega$ typical. |
| 2 | REFIN | Voltage Reference Input. The AD9835 can be used with either the on-board reference, which is available from Pin REFOUT, or an external reference. The reference to be used is connected to the REFIN pin. The AD9835 accepts a reference of 1.21 V nominal. |
| 3 | REFOUT | Voltage Reference Output. The AD9835 has an on-board reference of value 1.21 V nominal. The reference is made available on the REFOUT pin. This reference is used as the reference to the DAC by connecting REFOUT to REFIN. REFOUT should be decoupled with a 10 nF capacitor to AGND. |
| 14 | IOUT | Current Output. This is a high impedance current source. A load resistor should be connected between IOUT and AGND. |
| 16 | COMP | Compensation Pin. This is a compensation pin for the internal reference amplifier. A 10 nF decoupling ceramic capacitor should be connected between COMP and AVDD. |
| POWER SUPPLY |  |  |
| 4 | DVDD | Positive Power Supply for the Digital Section. A $0.1 \mu \mathrm{~F}$ decoupling capacitor should be connected between DVDD and DGND. DVDD can have a value of $+5 \mathrm{~V} \pm 5 \%$. |
| 5 | DGND | Digital Ground. |
| 13 | AGND | Analog Ground. |
| 15 | AVDD | Positive Power Supply for the Analog Section. A $0.1 \mu \mathrm{~F}$ decoupling capacitor should be connected between AVDD and AGND. AVDD can have a value of $+5 \mathrm{~V} \pm 5 \%$. |
| DIGITAL INTERFACE AND CONTROL |  |  |
| 6 | MCLK | Digital Clock Input. DDS output frequencies are expressed as a binary fraction of the frequency of MCLK. The output frequency accuracy and phase noise are determined by this clock. |
| 7 | SCLK | Serial Clock, Logic Input. Data is clocked into the AD9835 on each falling SCLK edge. |
| 8 | SDATA | Serial Data In, Logic Input. The 16-bit serial data word is applied to this input. |
| 9 | FSYNC | Data Synchronization Signal, Logic Input. When this input is taken low, the internal logic is informed that a new word is being loaded into the device. |
| 10 | FSELECT | Frequency Select Input. FSELECT controls which frequency register, FREQ0 or FREQ1, is used in the phase accumulator. The frequency register can be selected using the Pin FSELECT or the Bit FSELECT. FSELECT is sampled on the rising MCLK edge. FSLECT needs to be in steady state when an MCLK rising edge occurs. If FSELECT changes value when a rising edge occurs, there is an uncertainty of one MCLK cycle as to when control is transferred to the other frequency register. To avoid any uncertainty, a change on FSELECT should not coincide with an MCLK rising edge. When the bit is being used to select the frequency register, the Pin FSELECT should be tied to DGND. |


| Pin No. | Mnemonic | Description |
| :--- | :--- | :--- |
| 11,12 | PSEL0, <br> PSEL1 | Phase Select Input. The AD9835 has four phase registers. These registers can be used to alter the value being input <br> to the COS ROM. The contents of the phase register are added to the phase accumulator output, the PSELO and <br> PSEL1 inputs selecting the phase register to be used. Alternatively, the phase register to be used can be selected <br> using the PSEL0 and PSEL1 bits. Like the FSELECT input, PSELO and PSEL1 are sampled on the rising MCLK edge. <br> Therefore, these inputs need to be in steady state when an MCLK rising edge occurs or there is an uncertainty of <br> one MCLK cycle as to when control is transferred to the selected phase register. When the phase registers are <br> being controlled by the PSELO and PSEL1 bits, the pins should be tied to DGND. |

## TYPICAL PERFORMANCE CHARACTERISTICS



Figure 7. Signal Attenuation vs. Output Frequency for Various Capacitive Loads ( $R_{L}=300 \Omega$ )


Figure 8. Typical Current Consumption vs. MCLK Frequency


Figure 9. Narrow-Band SFDR vs. MCLK Frequency


Figure 10. Wideband SFDR vs. MCLK Frequency


Figure 11. Wideband SFDR vs. fout/fмсцк for Various MCLK Frequencies


Figure 12. SNR vs. MCLK Frequency


Figure 13. SNR vs. fout/f $f_{\text {MCLK }}$ for Various MCLK Frequencies


Figure 14. $f_{\text {MCLK }}=50 \mathrm{MHz}, f_{\text {OUT }}=2.1 \mathrm{MHz}$. Frequency Word $=A C O 8312$


Figure 15. $f_{\text {MCLK }}=50 \mathrm{MHz}$, $f_{\text {out }}=3.1 \mathrm{MHz}$. Frequency Word $=$ FDF3B64


Figure 16. $f_{\text {MCLK }}=50 \mathrm{MHz}, f_{\text {OUT }}=7.1 \mathrm{MHz}$. Frequency Word $=245 \mathrm{AICAC}$


Figure 17. $f_{\text {MCLK }}=50 \mathrm{MHz}$, $f_{\text {OUT }}=9.1 \mathrm{MHz}$. Frequency Word $=2 E 978 D 50$


Figure 18. $f_{\text {MCLK }}=50 \mathrm{MHz}$, $f_{\text {OUT }}=11.1 \mathrm{MHz}$. Frequency Word $=38$ D4FDF4


Figure 19. $f_{\text {MCLK }}=50 \mathrm{MHz}, f_{\text {OUT }}=13.1 \mathrm{MHz}$. Frequency Word $=43126 \mathrm{E} 98$


Figure 20. $f_{\text {MCLK }}=50 \mathrm{MHz}, f_{\text {OUT }}=16.5 \mathrm{MHz}$. Frequency Word $=547$ AE148

## TERMINOLOGY

## Integral Nonlinearity

This is the maximum deviation of any code from a straight line passing through the endpoints of the transfer function. The endpoints of the transfer function are zero scale, a point 0.5 LSB below the first code transition ( $000 \ldots 00$ to $000 \ldots 01$ ) and full scale, a point 0.5 LSB above the last code transition ( $111 \ldots 10$ to $111 \ldots 11$ ). The error is expressed in LSBs.

## Differential Nonlinearity

This is the difference between the measured and ideal 1 LSB change between two adjacent codes in the DAC.

## Signal to (Noise + Distortion)

Signal to (Noise + Distortion) is measured signal to noise at the output of the DAC. The signal is the rms magnitude of the fundamental. Noise is the rms sum of all the non-fundamental signals up to half the sampling frequency ( $\mathrm{f}_{\text {MCLK }} / 2$ ) but excluding the dc component. Signal to (Noise + Distortion) is dependent on the number of quantization levels used in the digitization process; the more levels, the smaller the quantization noise. The theoretical Signal to (Noise + Distortion) ratio for a sine wave input is given by

$$
\text { Signal to }(\text { Noise }+ \text { Distortion })=(6.02 \mathrm{~N}+1.76) \mathrm{dB}
$$

where N is the number of bits. Thus, for an ideal 10-bit converter, Signal to $($ Noise + Distortion $)=61.96 \mathrm{~dB}$.

## Total Harmonic Distortion

Total Harmonic Distortion (THD) is the ratio of the rms sum of harmonics to the rms value of the fundamental. For the AD9835, THD is defined as

$$
T H D=20 \log \frac{\sqrt{\left(V_{2}^{2}+V_{3}^{2}+V_{4}^{2}+V_{5}^{2}+V_{6}^{2}\right)}}{V_{1}}
$$

where $V_{1}$ is the rms amplitude of the fundamental and $V_{2}, V_{3}$, $V_{4}, V_{5}$, and $V_{6}$ are the rms amplitudes of the second through the sixth harmonic.

## Output Compliance

The output compliance refers to the maximum voltage that can be generated at the output of the DAC to meet the specifications. When voltages greater than that specified for the output compliance are generated, the AD9835 may not meet the specifications listed in the data sheet.

## Spurious Free Dynamic Range

Along with the frequency of interest, harmonics of the fundamental frequency and images of the MCLK frequency are present at the output of a DDS device. The spurious free dynamic range (SFDR) refers to the largest spur or harmonic present in the band of interest. The wideband SFDR gives the magnitude of the largest harmonic or spur relative to the magnitude of the fundamental frequency in the bandwidth $\pm 2 \mathrm{MHz}$ about the fundamental frequency. The narrow band SFDR gives the attenuation of the largest spur or harmonic in a bandwidth of $\pm 50 \mathrm{kHz}$ about the fundamental frequency.

## Clock Feedthrough

There will be feedthrough from the MCLK input to the analog output. Clock feedthrough refers to the magnitude of the MCLK signal relative to the fundamental frequency in the AD9835's output spectrum.

## Data Sheet

## THEORY OF OPERATION

Sine waves are typically thought of in terms of their magnitude form $\mathrm{a}(\mathrm{t})=\sin (\omega \mathrm{t})$. However, these are nonlinear and not easy to generate except through piecewise construction. On the other hand, the angular information is linear in nature. That is, the phase angle rotates through a fixed angle for each unit of time. The angular rate depends on the frequency of the signal by the traditional rate of $\omega=2 \pi \mathrm{f}$.


Figure 21. Sine Wave

Knowing that the phase of a sine wave is linear and given a reference interval (clock period), the phase rotation for that period can be determined by

$$
\Delta \text { Phase }=\omega \delta \mathrm{t}
$$

Solving for $\omega$,

$$
\omega=\Delta \text { Phase } / \delta t=2 \pi \mathrm{f}
$$

Solving for $f$ and substituting the reference clock frequency for the reference period $\left(1 / f_{\text {MCLK }}=\delta t\right)$,

$$
f=\Delta \text { Phase } \times f_{\text {MCLK }} / 2 \pi
$$

The AD9835 builds the output based on this simple equation. A simple DDS chip can implement this equation with three major subcircuits.

## CIRCUIT DESCRIPTION

The AD9835 provides an exciting level of integration for the RF communications system designer. The AD9835 combines the numerical controlled oscillator (NCO), COS lookup table, frequency and phase modulators, and a digital-to- analog converter on a single integrated circuit.
The internal circuitry of the AD9835 consists of three main sections. These are

- numerical controlled oscillator ( NCO ) and phase modulator
- COS lookup table
- digital-to-analog converter

The AD9835 is a fully integrated direct digital synthesis (DDS) chip. The chip requires one reference clock, one low precision resistor, and eight decoupling capacitors to provide digitallycreated sine waves up to 25 MHz . In addition to the generation of this RF signal, the chip is fully capable of a broad range of simple and complex modulation schemes. These modulation schemes are fully implemented in the digital domain allowing accurate and simple realization of complex modulation algorithms using DSP techniques.

## NUMERICAL CONTROLLED OSCILLATOR AND PHASE MODULATOR

This consists of two frequency select registers, a phase accumulator and four phase offset registers. The main component of the NCO is a 32-bit phase accumulator, which assembles the phase component of the output signal. Continuous time signals have a phase range of $0 \pi$ to $2 \pi$. Outside this range of numbers, the sinusoid functions repeat themselves in a periodic manner.
The digital implementation is no different. The accumulator simply scales the range of phase numbers into a multibit digital word. The phase accumulator in the AD9835 is implemented with 32 bits. Therefore, in the AD9835, $2 \pi=2^{32}$. Likewise, the $\Delta$ Phase term is scaled into this range of numbers $0<\Delta$ Phase $<2^{32}-1$. Making these substitutions into the equation above

$$
f=\Delta \text { Phase } \times f_{\text {MCLK }} / 2^{32}
$$

where
$0<\Delta$ Phase $<2^{32}$

The input to the phase accumulator (that is, the phase step) can be selected either from the FREQ0 register or FREQ1 register and this is controlled by the FSELECT pin or the FSELECT bit. NCOs inherently generate continuous phase signals, thus avoiding any output discontinuity when switching between frequencies.
Following the NCO, a phase offset can be added to perform phase modulation using the 12 -bit PHASE registers. The contents of this register are added to the most significant bits of the NCO. The AD9835 has four PHASE registers, the resolution of these registers being $2 \pi / 4096$.

## COS LOOKUP TABLE (LUT)

To make the output useful, the signal must be converted from phase information into a sinusoidal value. Since phase information maps directly into amplitude, a ROM LUT converts the phase information into amplitude. To do this, the digital phase information is used to address a COS ROM LUT. Although the NCO contains a 32-bit phase accumulator, the output of the NCO is truncated to 12 bits. Using the full resolution of the phase accumulator is impractical and unnecessary as this would require a lookup table of $2^{32}$ entries.
It is necessary only to have sufficient phase resolution in the LUTs such that the dc error of the output waveform is dominated by the quantization error in the DAC. This requires the lookup table to have two more bits of phase resolution than the 10-bit DAC.

## DIGITAL-TO-ANALOG CONVERTER

The AD9835 includes a high impedance current source 10-bit DAC, capable of driving a wide range of loads at different speeds. Full-scale output current can be adjusted, for optimum power and external load requirements, through the use of a single external resistor ( $\mathrm{R}_{\mathrm{SET}}$ ).

The DAC is configured for single-ended operation. The load resistor can be any value required, as long as the full-scale voltage developed across it does not exceed the voltage compliance range. Since full-scale current is controlled by $\mathrm{R}_{\text {SET }}$, adjustments to $\mathrm{R}_{\text {SET }}$ can balance changes made to the load resistor. However, if the DAC full-scale output current is significantly less than 4 mA , the DAC's linearity may degrade.

## FUNCTIONAL DESCRIPTION

## SERIAL INTERFACE

The AD9835 has a serial interface, with 16 bits loaded during each write cycle. SCLK, SDATA, and FSYNC are used to load the word into the AD9835.

When FSYNC is taken low, the AD9835 is informed that a word is being written to the device. The first bit is read into the device on the next SCLK falling edge with the remaining bits being read into the device on the subsequent SCLK falling edges. FSYNC frames the 16 bits; therefore, when 16 SCLK falling edges have occurred, FSYNC should be taken high again. The SCLK can be
continuous, or alternatively, the SCLK can idle high or low between write operations. When writing to a frequency/phase register, the first four bits identify whether a frequency or phase register is being written to, the next four bits contain the address of the destination register, while the 8 LSBs contain the data.

Table 5 shows the data structure for a 16-bit write to the AD9835.
For examples on programming the AD9835, see the AN-621 and AN-1108 application notes at www.analog.com.

Table 5. Writing to the AD9835 Data Registers

| D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| C3 | C2 | C1 | C0 | A3 | A2 | A1 | A0 | MSB | $\mathbf{X}^{1}$ | $\mathbf{X}^{1}$ | $\mathbf{X}^{1}$ | $\mathbf{X}^{1}$ | $\mathbf{X}^{1}$ | $\mathbf{X}^{1}$ | LSB |

${ }^{1} \mathrm{X}=$ don't care.

Table 6. Commands
$\left.\left.\begin{array}{l|l|l|l|l}\hline \text { C3 } & \text { C2 } & \text { C1 } & \text { C0 } & \text { Command } \\ \hline 0 & 0 & 0 & 0 & \begin{array}{l}\text { Write } 16 \text { phase bits (present } 8 \text { bits + 8 bits } \\ \text { in the defer register) to selected PHASEx REG. } \\ 0\end{array} \\ 0 & 0 & 0 & 1 & \begin{array}{l}\text { Write } 8 \text { phase bits to the defer register. }\end{array} \\ 0 & 0 & 1 & 1 & 0 \\ 0 & 1 & 0 & 0 & \begin{array}{l}\text { Write } 16 \text { frequency bits (present } 8 \text { bits + } \\ \text { 8 bits in the defer register) to selected the } \\ \text { FREQx REG. } \\ \text { Write 8 frequency bits to the defer register. } \\ \text { Bit D9 (PSEL0) and Bit D10 (PSEL1) are used } \\ \text { to select the PHASEx REG when SELSRC = 1. } \\ \text { When SELSRC = 0, the PHASEx REG is }\end{array} \\ \text { selected using the PSELO and PSEL1 pins. }\end{array}\right\} \begin{array}{l}\text { Bit D11 is used to select the FREQx REG } \\ \text { when SELSRC = 1. When SELSRC = 0, the } \\ \text { FREQx REG is selected using the FSELECT pin. } \\ \text { To control the PSEL0, PSEL1, and FSELECT } \\ \text { bits using only one write, this command is } \\ \text { used. Bit D9 and Bit D10 are used to select } \\ \text { the PHASEx REG, and Bit 11 is used to select } \\ \text { the FREQx REG when SELSRC = 1. When } \\ \text { SELSRC = 0, the PHASEx REG is selected }\end{array}\right\}$

Table 7. Addressing the Registers

| A3 | A2 | A1 | A0 | Destination Register |
| :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 0 | FREQ0 REG 8 L LSBs |
| 0 | 0 | 0 | 1 | FREQ0 REG 8 H LSBs |
| 0 | 0 | 1 | 0 | FREQ0 REG 8 L MSBs |
| 0 | 0 | 1 | 1 | FREQ0 REG 8 H MSBs |
| 0 | 1 | 0 | 0 | FREQ1 REG 8 L LSBs |
| 0 | 1 | 0 | 1 | FREQ1 REG 8 H LSBs |
| 0 | 1 | 1 | 0 | FREQ1 REG 8 L MSBs |
| 0 | 1 | 1 | 1 | FREQ1 REG 8 H MSBs |
| 1 | 0 | 0 | 0 | PHASE0 REG 8 LSBs |
| 1 | 0 | 0 | 1 | PHASE0 REG 8 MSBs |
| 1 | 0 | 1 | 0 | PHASE1 REG 8 LSBs |
| 1 | 0 | 1 | 1 | PHASE1 REG 8 MSBs |
| 1 | 1 | 0 | 0 | PHASE2 REG 8 LSBs |
| 1 | 1 | 0 | 1 | PHASE2 REG 8 MSBs |
| 1 | 1 | 1 | 0 | PHASE3 REG 8 LSBs |
| 1 | 1 | 1 | 1 | PHASE3 REG 8 MSBs |

Table 8. Control Registers
\(\left.$$
\begin{array}{l|l|l}\hline \text { Register } & \text { Size } & \text { Description } \\
\hline \text { FREQ0 REG } & 32 \text { bits } & \begin{array}{l}\text { Frequency Register 0. This defines the } \\
\text { output frequency, when FSELECT = 0, } \\
\text { as a fraction of the MCLK frequency. }\end{array} \\
\text { FREQ1 REG } & 32 \text { bits } & \begin{array}{l}\text { Frequency Register 1. This defines the } \\
\text { output frequency, when FSELECT = 1, } \\
\text { as a fraction of the MCLK frequency. } \\
\text { Phase Offset Register 0. When PSEL0 = } \\
\text { PSEL1 = 0, the contents of this register } \\
\text { are added to the output of the phase } \\
\text { accumulator. } \\
\text { Phase Offset Register 1. When PSEL0 = 1 } \\
\text { and PSEL1 = 0, the contents of this }\end{array}
$$ <br>
register are added to the output of the <br>

phase accumulator.\end{array}\right\} 12\) bits | PHASE1 REG |
| :--- |
| PHASE2 REG |
| Phase Offset Register 2. When PSEL0 = 0 |
| and PSEL1 = 1, the contents of this |
| register are added to the output of the |
| phase accumulator. |
| Phase Offset Register 3. When PSEL0 = |
| PSEL1 = 1, the contents of this register |
| are added to the output of the phase |
| accumulator. |

Table 9. 32-Bit Frequency Word

| 16 MSBs |  | 16 LSBs |  |
| :--- | :--- | :--- | :--- |
| 8 H MSBs | 8 L MSBs | 8 H LSBs | 8 L LSBs |

Table 10. 12-Bit Frequency Word

| 4 MSBs (The 4 MSBs of the <br> $8-B i t ~ W o r d ~ L o a d e d ~$ 0 ) |
| :--- | :--- |$\quad 8$ LSBs

## DIRECT DATA TRANSFER AND DEFERRED DATA

 TRANSFERWithin the AD9835, 16-bit transfers are used when loading the destination frequency/phase register. There are two modes for loading a register, direct data transfer and a deferred data transfer. With a deferred data transfer, the 8 -bit word is loaded into the defer register ( 8 LSBs or 8 MSBs ). However, this data is not loaded into the 16-bit data register; therefore, the destination register is not updated. With a direct data transfer, the 8 -bit word is loaded into the appropriate defer register ( 8 LSBs or 8 MSBs ).
Immediately following the loading of the defer register, the contents of the complete defer register are loaded into the 16-bit data register and the destination register is loaded on the next MCLK rising edge. When a destination register is addressed, a deferred transfer is needed first followed by a direct transfer. When all 16 bits of the defer register contain relevant data, the destination register can then be updated using 8 -bit loading rather than 16-bit loading, that is, direct data transfers can be used.

For example, after a new 16 -bit word has been loaded to a destination register, the defer register will also contain this word. If the next write instruction is to the same destination register, the user can use direct data transfers immediately.
When writing to a phase register, the 4 MSBs of the 16 -bit word loaded into the data register should be zero (the phase registers are 12 bits wide).
To alter the entire contents of a frequency register, four write operations are needed. However, the 16 MSBs of a frequency word are contained in a separate register to the 16 LSBs. Therefore, the 16 MSBs of the frequency word can be altered independent of the 16 LSBs.

The phase and frequency registers to be used are selected using the FSELECT, PSEL0, and PSEL1 pins, or the corresponding bits can be used. Bit SELSRC determines whether the bits or the pins are used. When SELSRC $=0$, the pins are used, and when SELSRC $=1$, the bits are used. When CLR is taken high, SELSRC is set to 0 so that the pins are the default source. Data transfers from the serial (defer) register to the 16-bit data register, and the FSELECT and PSEL registers, occur following the 16th falling SCLK edge.

Table 11. Controlling the AD9835

| D15 | D14 | Command |
| :--- | :--- | :--- |
| 1 | 0 | Selects source of control for the PHASEx and <br> FREQx registers and enables synchronization. <br> Bit D13 is the SYNC bit. When this bit is high, <br> reading of the FSELECT, PSEL0, and PSEL1 bits/ <br> pins and the loading of the destination register <br> with data is synchronized with the rising edge of <br> MCLK. The latency is increased by 2 MCLK cycles <br> when SYNC = 1. When SYNC = 0, the loading of the <br> data and the sampling of FSELECT/PSELO/PSEL1 <br> occurs asynchronously. <br> Bit D12 is the select source bit (SELSRC). When this <br> bit equals 1, the PHASEx/FREQx REG is selected <br> using the FSELECT, PSELO, and PSEL1 bits. When <br> SELSRC = 0, the PHASEx/FREQx REG is selected <br> using the FSELECT, PSELO, and PSEL1 pins. |
| 1 | 1 | SLEEP, RESET, and CLR (clear). <br> D13 is the SLEEP bit. When this bit equals 1, the <br> AD9835 is powered down, internal clocks are <br> disabled, and the current sources and REFOUT of <br> the DAC are turned off. When SLEEP = 0, the |
| AD9835 is powered up. When RESET (D12) = 1, the |  |  |
| phase accumulator is set to zero phase that |  |  |
| corresponds to an analog output of midscale. |  |  |
| When CLR (D11) = 1, SYNC and SELSRC are set to |  |  |
| zero. CLR resets to 0 automatically. |  |  |

Table 12. Setting SYNC and SELSRC

| D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathbf{1}$ | $\mathbf{0}$ | SYNC | SELSRC | $\mathbf{X}^{1}$ | $\mathbf{X}^{1}$ | $\mathbf{X}^{1}$ | $\mathbf{X}^{1}$ | $\mathbf{X}^{1}$ | $\mathbf{X}^{1}$ | $\mathbf{X}^{1}$ | $\mathbf{X}^{1}$ | $\mathbf{X}^{1}$ | $\mathbf{X}^{1}$ | $\mathbf{X}^{1}$ | $\mathbf{X}^{1}$ |

${ }^{1} \mathrm{X}=$ don't care.
Table 13. Power-Down, Resetting and Clearing the AD9835

| D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathbf{1}$ | $\mathbf{1}$ | SLEEP | RESET | CLR | $\mathbf{X}^{1}$ | $\mathbf{X}^{1}$ | $\mathbf{X}^{1}$ | $\mathbf{X}^{1}$ | $\mathbf{X}^{1}$ | $\mathbf{X}^{1}$ | $\mathbf{X}^{1}$ | $\mathbf{X}^{1}$ | $\mathbf{X}^{1}$ | $\mathbf{X}^{1}$ | $\mathbf{X}^{1}$ |

${ }^{1} \mathrm{X}=$ don't care.
Transfer of the data from the 16-bit data register to the destination register or from the FSELECT/PSEL register to the respective multiplexer occurs on the next MCLK rising edge. Because SCLK and MCLK are asynchronous, an MCLK rising edge may occur while the data bits are in a transitional state. This can cause a brief spurious DAC output if the register being written to is generating the DAC output. To avoid such spurious outputs, the AD9835 contains synchronizing circuitry.
When the SYNC bit is set to 1 , the synchronizer is enabled and data transfers from the serial register (defer register) to the 16-bit data register, and the FSELECT/PSEL registers occur following a two-stage pipeline delay that is triggered on the MCLK falling edge. The pipeline delay ensures that the data is valid when the transfer occurs. Similarly, selection of the frequency/phase registers using the FSELECT/PSELx pins is synchronized with the MCLK rising edge when $\operatorname{SYNC}=1$. When SYNC $=0$, the synchronizer is bypassed.
Selecting the frequency/phase registers using the pins is synchronized with MCLK internally also when SYNC $=1$ to ensure that these inputs are valid at the MCLK rising edge. If times $\mathrm{t}_{11}$ and $\mathrm{t}_{11 \mathrm{~A}}$ are met, then the inputs will be at steady state at the MCLK rising edge. However, if times $t_{11}$ and $t_{11 A}$ are violated, the internal synchronizing circuitry will delay the instant at which the pins are sampled, ensuring that the inputs are valid at the sampling instant (see Figure 5).

## LATENCY

Associated with each operation is a latency. When inputs FSELECT/PSEL change value, there is a pipeline delay before control is transferred to the selected register; there is a pipeline delay before the analog output is controlled by the selected register. When times $t_{11}$ and $t_{11 \mathrm{~A}}$ are met, PSEL0, PSEL1, and FSELECT have latencies of six MCLK cycles when SYNC $=0$. When SYNC $=1$, the latency is increased to 8 MCLK cycles. When times $t_{11}$ and $t_{11 A}$ are not met, the latency can increase by one MCLK cycle. Similarly, there is a latency associated with
each write operation. If a selected frequency/phase register is loaded with a new word, there is a delay of 6 to 7 MCLK cycles before the analog output will change (there is an uncertainty of one MCLK cycle regarding the MCLK rising edge at which the data is loaded into the destination register). When SYNC $=1$, the latency is 8 or 9 MCLK cycles.

## FLOWCHARTS

The flowchart in Figure 22 shows the operating routine for the AD9835. When the AD9835 is powered up, the part should be reset, which resets the phase accumulator to zero so that the analog output is at midscale. To avoid spurious DAC outputs while the AD9835 is being initialized, the RESET bit should be set to 1 until the part is ready to begin generating an output. Taking CLR high sets SYNC and SELSRC to 0 so that the FSELECT/PSELx pins are used to select the frequency/phase registers, and the synchronization circuitry is bypassed. A write operation is needed to the SYNC/SELSRC register to enable the synchronization circuitry or to change control to the FSELECT/ PSEL bits.

RESET does not reset the phase and frequency registers. These registers will contain invalid data and, therefore, should be set to a known value by the user. The RESET bit is then set to 0 to begin generating an output. A signal will appear at the DAC output 6 MCLK cycles after RESET is set to 0 .
The analog output is $\mathrm{f}_{\text {MCLK }} / 2^{32} \times$ FREG, where FREG is the value loaded into the selected frequency register. This signal is phase shifted by the amount specified in the selected phase register ( $2 \pi / 4096 \times$ PHASEx REG, where PHASEx REG is the value contained in the selected phase register).
Control of the frequency/phase registers can be interchanged from the pins to the bits.


Figure 22. Flowchart for AD9835 Initialization and Operation


Figure 23. Initialization


Figure 24. Data Writes


Figure 25. Selecting Data Sources

## APPLICATIONS INFORMATION

The AD9835 contains functions that make it suitable for modulation applications. The part can be used to perform simple modulation such as FSK. More complex modulation schemes such as GMSK and QPSK can also be implemented using the AD9835. In an FSK application, the two frequency registers of the AD9835 are loaded with different values; one frequency will represent the space frequency while the other will represent the mark frequency. The digital data stream is fed to the FSELECT pin, which will cause the AD9835 to modulate the carrier frequency between the two values.

The AD9835 has four phase registers; this enables the part to perform PSK. With phase shift keying, the carrier frequency is phase shifted, the phase being altered by an amount that is related to the bit stream being input to the modulator. The presence of four shift registers eases the interaction needed between the DSP and the AD9835.
The AD9835 is also suitable for signal generator applications. With its low current consumption, the part is suitable for applications in which it can be used as a local oscillator.

## GROUNDING AND LAYOUT

The printed circuit board that houses the AD9835 should be designed so that the analog and digital sections are separated and confined to certain areas of the board. This facilitates the use of ground planes which can be separated easily. A minimum etch technique is generally best for ground planes as it gives the best shielding. Digital and analog ground planes should only be joined in one place. If the AD9835 is the only device requiring an AGND to DGND connection, then the ground planes should be connected at the AGND and DGND pins of the AD9835. If the AD9835 is in a system where multiple devices require AGND to DGND connections, the connection should be made at one point only, a star ground point that should be established as close as possible to the AD9835.
Avoid running digital lines under the device as these will couple noise onto the die. The analog ground plane should be allowed to run under the AD9835 to avoid noise coupling. The power supply lines to the AD9835 should use as large a track as is possible to provide low impedance paths and reduce the effects of glitches on the power supply line. Fast switching signals such as clocks should be shielded with digital ground to avoid radiating noise to other sections of the board. Avoid crossover of digital and analog signals. Traces on opposite sides of the board should run at right angles to each other. This will reduce the effects of feedthrough through the board. A microstrip technique is by far the best but is not always possible with a double-sided board. In this technique, the component side of the board is dedicated to ground planes while signals are placed on the other side.

Good decoupling is important. The analog and digital supplies to the AD9835 are independent and separately pinned out to minimize coupling between analog and digital sections of the device. All analog and digital supplies should be decoupled to AGND and DGND respectively with 0.1 mF ceramic capacitors in parallel with 10 mF tantalum capacitors. To achieve the best from the decoupling capacitors, they should be placed as close as possible to the device, ideally right up against the device. In systems where a common supply is used to drive both the AVDD and DVDD of the AD9835, it is recommended that the system's AVDD supply be used. This supply should have the recommended analog supply decoupling between the AVDD pins of the AD9835 and AGND and the recommended digital supply decoupling capacitors between the DVDD pins and DGND.

## INTERFACING THE AD9835 TO MICROPROCESSORS

The AD9835 has a standard serial interface that allows the part to interface directly with several microprocessors. The device uses an external serial clock to write the data/control information into the device. The serial clock can have a frequency of 20 MHz maximum. The serial clock can be continuous or it can idle high or low between write operations. When data/ control information is being written to the AD9835, FSYNC is taken low and held low while the 16 bits of data are being written into the AD9835. The FSYNC signal frames the 16 bits of information being loaded into the AD9835.

## AD9835-TO-ADSP-21XX INTERFACE

Figure 26 shows the serial interface between the AD9835 and the ADSP-21xx. The ADSP-21xx should be set up to operate in the SPORT Transmit Alternate Framing Mode (TFSW = 1). The ADSP-21xx is programmed through the SPORT control register and should be configured as follows: Internal clock operation (ISCLK = 1), Active low framing (INVTFS = 1), 16-bit word length (SLEN = 15), Internal frame sync signal (ITFS = 1), Generate a frame sync for each write operation (TFSR = 1). Transmission is initiated by writing a word to the Tx register after the SPORT has been enabled. The data is clocked out on each rising edge of the serial clock and clocked into the AD9835 on the SCLK falling edge.


Figure 26. ADSP-2101/ADSP-2103 to AD9835 Interface

## AD9835-TO-68HC11/68L1 1 INTERFACE

Figure 27 shows the serial interface between the AD9835 and the $68 \mathrm{HC} 11 / 68 \mathrm{~L} 11$ microcontroller. The microcontroller is configured as the master by setting bit MSTR in the SPCR to 1 and, this provides a serial clock on SCK while the MOSI output drives the serial data line SDATA. Since the microcontroller does not have a dedicated frame sync pin, the FSYNC signal is derived from a port line (PC7). The setup conditions for correct operation of the interface are as follows: the SCK idles high between write operations ( $\mathrm{CPOL}=0$ ), data is valid on the SCK falling edge ( $\mathrm{CPHA}=1$ ). When data is being transmitted to the AD9835, the FSYNC line is taken low (PC7). Serial data from the $68 \mathrm{HC11/68L11}$ is transmitted in 8-bit bytes with only eight falling clock edges occurring in the transmit cycle. Data is transmitted MSB first. In order to load data into the AD9835, PC7 is held low after the first eight bits are transferred and a second serial write operation is performed to the AD9835. Only after the second eight bits have been transferred should FSYNC be taken high again.


Figure 27. 68HC11/68L11-to-AD9835 Interface

## AD9835-TO-80C51/80L51 INTERFACE

Figure 26 shows the serial interface between the AD9835 and the $80 \mathrm{C} 51 / 80 \mathrm{~L} 51$ microcontroller. The microcontroller is operated in Mode 0 so that TXD of the 80C51/80L51 drives SCLK of the AD9835 while RXD drives the serial data line SDATA. The FSYNC signal is again derived from a bit programmable pin on the port ( P 3.3 being used in the diagram). When data is to be transmitted to the AAD9835, P3.3 is taken low. The 80C51/80L51 transmits data in 8-bit bytes thus, only eight falling SCLK edges occur in each cycle.

To load the remaining eight bits to the AD9835, P3.3 is held low after the first eight bits have been transmitted and a second write operation is initiated to transmit the second byte of data. P3.3 is taken high following the completion of the second write operation. SCLK should idle high between the two write operations. The 80C51/80L51 outputs the serial data in a format which has the LSB first. The AD9835 accepts the MSB first (the 4 MSBs being the control information, the next 4 bits being the address while the 8 LSBs contain the data when writing to a destination register). Therefore, the transmit routine of the 80C51/80L51 must take this into account and rearrange the bits so that the MSB is output first.


Figure 28. 80C51/80L51 to AD9835 Interface

## AD9835-TO-DSP56002 INTERFACE

Figure 29 shows the interface between the AD9835 and the DSP56002. The DSP56002 is configured for normal mode asynchronous operation with a gated internal clock ( $\mathrm{SYN}=0$, GCK $=1$, SCKD $=1$ ). The frame sync pin is generated internally $(\mathrm{SC} 2=1)$, the transfers are 16 bits wide $(\mathrm{WL} 1=1, \mathrm{WL} 0=0)$ and the frame sync signal will frame the 16 bits ( $\mathrm{FSL}=0$ ).

The frame sync signal is available on pin SC2 but, it needs to be inverted before being applied to the AD9835. The interface to the DSP56000/DSP56001 is similar to that of the DSP56002.


Figure 29. AD9835-to-DSP56002 Interface

## EVALUATION BOARD SYSTEM DEMONSTRATION PLATFORM

The system demonstration platform (SDP) is a hardware and software evaluation tool for use in conjunction with product evaluation boards. The SDP board is based on the Blackfin BF527 processor with USB connectivity to the PC through a USB 2.0 high speed port.
Note that the SDP board is sold separately from the AD9835 evaluation board.

## AD9835 TO SPORT INTERFACE

The Analog Devices SDP board has a SPORT serial port that is used to control the serial inputs to the AD9835. The connections are shown in Figure 30.


Figure 30. SDP to AD9835 Interface
The AD9835 evaluation board allows designers to evaluate the high performance AD9835 DDS modulator with a minimum of effort. The GUI interface for the AD9835 evaluation board is shown in Figure 31.


Figure 31. AD9835 Evaluation Software
The DDS evaluation kit includes a populated, tested AD9835 PCB. Software is available with the evaluation board that allows the user to easily program the AD9835. The schematics and layout of the AD9835 evaluation board are shown in Figure 32 through Figure 36. The software runs on any IBM-compatible PC that has Microsoft ${ }^{\bullet}$ Windows ${ }^{\circledR} 95$, Windows 98, Windows ME, Windows $2000 \mathrm{NT}^{\oplus}$, or Windows 7 installed.
Additional details can be found in the EVAL-AD9835SDZ data sheet (UG-319) that is available on the software CD and on the AD9835 product page.

## XO vs. EXTERNAL CLOCK

The AD9835 can operate with master clocks up to 50 MHz . A 50 MHz general oscillator is included on the evaluation board. However, this oscillator can be removed and, if required, an external CMOS clock can be connected to the part.
Two options for the general oscillator are:

- AEL 301 series crystals oscillators (AEL Crystals, Ltd.)
- SG-310SCN oscillators (Epson Toyocom Corporation)


## POWER SUPPLY

Power to the AD9835 evaluation board can be provided from a USB connector or externally through pin connections. The power leads should be twisted to reduce ground loops.

EVALUATION BOARD SCHEMATICS AND LAYOUT


Figure 32. AD9835 Schematic, Part A


Figure 33. AD9835 Schematic, Part B


Figure 34. Component Side View Layer 1


Figure 35. Component Side View Silkscreen


Figure 36. Component Side View Layer 2, Solder Side

## ORDERING INFORMATION

## BILL OF MATERIALS

Table 14.

| Reference Designator | Description | Manufacturer | Part Number |
| :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { C1, C3, C5, C6, } \\ & \text { C111, C12, C13 } \end{aligned}$ | $0.1 \mu \mathrm{~F}, \pm 10 \%, 50 \mathrm{~V}, \mathrm{X} 7 \mathrm{R}$, ceramic capacitor | Murata | GRM188R71H104KA93D |
| C7 | $0.01 \mu \mathrm{~F}, \pm 10 \%, 10 \mathrm{~V}, 0603, \mathrm{X} 5 \mathrm{R}$, capacitor | Kemet | C0603C103K5RACTU |
| C2, C4 | $10 \mu \mathrm{~F}, \pm 10 \%, 10 \mathrm{~V}$, SMD tantalum capacitor | AVX | TAJA106K010R |
| C8,C9 | $1 \mu \mathrm{~F}, \pm 10 \%, 10 \mathrm{~V}, \mathrm{Y} 5 \mathrm{~V}, 0603$, ceramic capacitor | Yageo | CC0603ZRY5V6BB105 |
| C10 | $0.1 \mu \mathrm{~F}, \pm 10 \%, 16 \mathrm{~V}, \mathrm{X} 7 \mathrm{R}, 0603$, capacitor | Multicomp | B0603R104KCT |
| CLK ${ }^{1}$, FSEL ${ }^{1}$, IOUT, PSEL1 ${ }^{1}$, REFIN, PSELO ${ }^{1}$ | Straight PCB mount SMB jack, $50 \Omega$ | Tyco | 1-1337482-0 |
| FSYNC, IOUT_, MCLK, SCLK, | Red test point | Vero | 20-313137 |
| G2 | Copper short | Not applicable | Not applicable |
| J1 | 120-way connector, 0.6 mm pitch receptacle | HRS (Hirose) | FX8-120S-SV(21) |
| J2, J3 | 2-pin terminal block ( 5 mm pitch) | Campden | CTB5000/2 |
| LK3, LK5, LK6 | $3-\mathrm{pin}$ SIL header and shorting link | Harwin | M20-9990345 and M7567-05 |
| LK1 | 2-pin SIL header and shorting link | Harwin | M20-9990246 |
| R7 ${ }^{1}, \mathrm{R} 8^{1}, \mathrm{R} 9^{1}$ | $10 \mathrm{k} \Omega, \pm 1 \%, 0603$, SMD resistor | Multicomp | MC 0.063W 0603 10K |
| R12 ${ }^{1}$ | $50 \Omega, \pm 1 \%, 0603$, SMD resistor | Multicomp | MC 0.063W 0603 50r |
| R14 | $3.9 \mathrm{k} \Omega, \pm 1 \%$, SMD resistor | Multicomp | MC 0.063W 0603 6K8 |
| R15 | $300 \Omega, \pm 1 \%$, SMD resistor | Multicomp | MC 0.063W 0603 200r |
| R17,R18 | $100 \mathrm{~K} \Omega, \pm 1 \%$, SMD resistor | Multicomp | MC 0.063W 0603 1\% 100K |
| $\begin{aligned} & \text { R1, R2 }{ }^{1}, \mathrm{R} 3, \mathrm{R} 4{ }^{1}, \mathrm{R} 6^{1}, \\ & \text { R5, R11 }{ }^{1}, \mathrm{R} 10, \mathrm{R} 16^{2} \end{aligned}$ | $0 \Omega, \pm 1 \%, 0603$, SMD resistor | Multicomp | MC 0.063W 0603 Or |
| R13 | $330 \mathrm{k} \Omega, \pm 5 \%$, SMD resistor | Multicomp | MC 0.063W 0603 330KR |
| U4 | 200 mW power $5 \mathrm{~V}, 50 \mathrm{MHz}$ complete DDS | Analog Devices | AD9835BRUZ |
| U1 | $32 \mathrm{KI}{ }^{2} \mathrm{C}$ serial EEPROM 8-lead MSOP | Micro Chip | 24LC32A-I/MS |
| U5 | 3.3 V linear regulator | Analog Devices | ADP3301ARZ-3.3 |
| Y2 | $50 \mathrm{MHz}, 3 \mathrm{~mm} \times 2 \mathrm{~mm}$ SMD clock oscillator | AEL Crystals | AEL301 series |

[^1]
## OUTLINE DIMENSIONS



Figure 37. 16-Lead Thin Shrink Small Outline Package (TSSOP) (RU-16)
Dimensions shown in millimeters

| ORDERING GUIDE |  | Temperature Range | Package Description |
| :--- | :--- | :--- | :--- |
| Model ${ }^{1,2}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16 -Lead Thin Shrink Small Outline Package [TSSOP] | Package Option |
| AD9835BRU | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16 -Lead Thin Shrink Small Outline Package [TSSOP] | RU-16 |
| AD9835BRU-REEL | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16 -Lead Thin Shrink Small Outline Package [TSSOP] | RU-16 |
| AD9835BRU-REEL7 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16 -Lead Thin Shrink Small Outline Package [TSSOP] | RU-16 |
| AD9835BRUZ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16-Lead Thin Shrink Small Outline Package [TSSOP] | RU-16 |
| AD9835BRUZ-REEL | 16-Lead Thin Shrink Small Outline Package [TSSOP] | RU-16 |  |
| AD9835BRUZ-REEL7 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | Evaluation Board (To Be Used in Conjunction with an SDP |  |
| EVAL-AD9835SDZ |  | Board) |  |

${ }^{1} \mathrm{Z}=$ RoHS Compliant Part.
${ }^{2}$ For the EVAL-AD9835SDZ, an SDP board is required.

## AD9835

## NOTES

# Mouser Electronics 

Authorized Distributor

Click to View Pricing, Inventory, Delivery \& Lifecycle Information:

Analog Devices Inc.:
AD9835BRUZ-REEL AD9835BRUZ-REEL7 AD9835BRUZ


[^0]:    ${ }^{1}$ Operating temperature range is as follows: B Version: $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$.
    ${ }^{2}$ 100\% production tested.
    ${ }^{3} \mathrm{f}_{\text {мСцк }}=6.25 \mathrm{MHz}$, Frequency Word $=5671 \mathrm{C} 71 \mathrm{CHEX}$, fout $=2.11 \mathrm{MHz}$.
    ${ }^{4}$ Measured with the digital inputs static and equal to 0 V or DVDD. The AD9835 is tested with a capacitive load of 50 pF . The part can be operated with higher capacitive loads, but the magnitude of the analog output will be attenuated. See Figure 7.

[^1]:    ${ }^{1}$ Do not install.
    ${ }^{2}$ DNP

