SCBS238E - JUNE 1992 - REVISED JUNE 2004

- Members of the Texas Instruments Widebus ™ Family
- Output Ports Have Equivalent 25-Ω Series Resistors, So No External Resistors Are Required
- Typical V_{OLP} (Output Ground Bounce)
 V at V_{CC} = 5 V, T_A = 25°C
- High-Impedance State During Power Up and Power Down
- I_{off} and Power-Up 3-State Support Hot Insertion
- Distributed V_{CC} and GND Pins Minimize High-Speed Switching Noise
- Flow-Through Architecture Optimizes PCB Layout
- Latch-Up Performance Exceeds 500 mA Per JESD-17

description/ordering information

The 'ABT162244 devices are 16-bit buffers and line drivers designed specifically to improve both the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters. These devices can be used as four 4-bit buffers, two 8-bit buffers, or one 16-bit buffer. These devices provide noninverting outputs and symmetrical active-low output-enable (OE) inputs.

SN54ABT162244...WD PACKAGE SN74ABT162244...DGG, DGV, OR DL PACKAGE (TOP VIEW)

		_		
10E	1	U	48	2 <u>OE</u>
1Y1 🛚	2		47	1A1
1Y2 [3		46	1A2
GND [4		45	GND
1Y3 [5		44	1A3
1Y4 🛚	6		43] 1A4
v_{cc}	7		42	□ v _{cc}
2Y1	8		41	2A1
2Y2 🛚	9		40	2A2
GND [10		39	GND
2Y3 🛚	11		38	2A3
2Y4 🛚	12		37	2A4
3Y1 🛚	13		36	3A1
3Y2 🛚	14		35	3A2
GND [15		34	GND
3Y3 🛚	16		33	3A3
3Y4 🛚	17		32	3A4
v_{cc}	18		31	□ v _{cc}
4Y1 [19		30	4A1
4Y2 🛚	20		29	4A2
GND [21		28	GND
4Y3 🛚	22		27	4A3
4Y4 🛚	23		26	4A4
40E	24		25	3 O E
				I

The outputs, which are designed to source or sink up to 12 mA, include equivalent 25- Ω series resistors to reduce overshoot and undershoot.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

ORDERING INFORMATION

TA	PACK	AGE†	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	CCOD DI	Tube	SN74ABT162244DL	ADT400044
4000 1- 0500	SSOP – DL	Tape and reel	SN74ABT162244DLR	ABT162244
–40°C to 85°C	TSSOP - DGG	Tape and reel	SN74ABT162244DGGR	ABT162244
	TVSOP - DGV	Tape and reel	SN74ABT162244DGVR	AH2244
-55°C to 125°C	CFP – WD	Tube	SNJ54ABT162244WD	SNJ54ABT162244WD

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments.



SCBS238E - JUNE 1992 - REVISED JUNE 2004


description/ordering information (continued)


These devices are fully specified for hot-insertion applications using I_{off} and power-up 3-state. The I_{off} circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict.


FUNCTION TABLE (each 4-bit buffer)


INP	JTS	OUTPUT				
OE	Α	Υ				
L	Н	Н				
L	L	L				
Н	Χ	Z				

logic diagram (positive logic)









SCBS238E - JUNE 1992 - REVISED JUNE 2004

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}	–0.5 V t	o 7 V
Input voltage range, V _I (see Note 1)	–0.5 V t	o 7 V
Voltage range applied to any output in the high o	or power-off state, V _O	5.5 V
Current into any output in the low state, IO		0 mA
Input clamp current, I _{IK} (V _I < 0)		8 mA
Output clamp current, I _{OK} (V _O < 0)		0 mA
Package thermal impedance, θ_{JA} (see Note 2): I	DGG package 70	°C/W
	DGV package 58	°C/W
J	DL package 63	°C/W
Storage temperature range, T _{stg}		50°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions (see Note 3)

			SN54ABT	162244	SN74ABT	162244	
			MIN	MAX	MIN	MAX	UNIT
Vcc	Supply voltage		4.5	5.5	4.5	5.5	V
VIH	High-level input voltage		2		2		V
V _{IL}	/IL Low-level input voltage					0.8	V
٧ _I	Input voltage	0	Vcc	0	VCC	V	
loн	High-level output current			-3		-12	mA
loL	Low-level output current			8		12	mA
Δt/Δν	Input transition rise or fall rate	Outputs enabled		10		10	ns/V
Δt/ΔV _{CC}	Power-up ramp rate	•	200		200		μs/V
TA	Operating free-air temperature		-55	125	-40	85	°C

NOTES: 3. All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

^{2.} The package thermal impedance is calculated in accordance with JESD 51-7.

SCBS238E - JUNE 1992 - REVISED JUNE 2004

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

				Т	A = 25°C	:	SN54ABT	162244	SN74ABT	162244	
PAI	RAMETER	TEST CON	IDITIONS	MIN	TYP [†]	MAX	MIN	MAX	MIN	MAX	UNIT
٧ıK		$V_{CC} = 4.5 \text{ V},$	$I_{I} = -18 \text{ mA}$			-1.2		-1.2		-1.2	V
		$V_{CC} = 4.5 \text{ V},$	$I_{OH} = -1 \text{ mA}$	3.35			3.35		3.35		
V		$V_{CC} = 5 V$,	$I_{OH} = -1 \text{ mA}$	3.85			3.85		3.85		V
VOH		V _{CC} = 4.5 V	$I_{OH} = -3 \text{ mA}$	3.1			3.1		3.1		V
		VCC = 4.5 V	I _{OH} = -12 mA	2.6*					2.6		
Voi		V _{CC} = 4.5 V	I _{OL} = 8 mA		0.4			8.0		0.65	V
VOL		VCC = 4.5 V	I _{OL} = 12 mA			0.8*				8.0	V
V _{hys}					100						mV
Ц		$V_{CC} = 0 \text{ to } 5.5 \text{ V, V}_{I}$	= V _{CC} or GND			±1		±1		±1	μΑ
IOZPU		$V_{CC} = 0 \text{ to } 2.1 \text{ V},$ $V_{O} = 0.5 \text{ V to } 2.7 \text{ V},$	OE = X			±50		±50		±50	μΑ
IOZPD		V _{CC} = 2.1 V to 0, V _O = 0.5 V to 2.7 V,	OE = X			±50		±50		±50	μΑ
I _{OZH}		$V_{CC} = 2.1 \text{ V to } 5.5 \text{ V}$ $V_{O} = 2.7 \text{ V}, \overline{OE} \ge 2 \text{ V}$				10		10		10	μΑ
lozL		$V_{CC} = 2.1 \text{ V to } 5.5 \text{ V}$ $V_{O} = 0.5 \text{ V}, \overline{OE} \ge 2 \text{ V}$				-10		-10		-10	μΑ
l _{off}		$V_{CC} = 0$, V_I or $V_O \le$	4.5 V			±100				±100	μА
ICEX		V _{CC} = 5.5 V, V _O = 5.5 V	Outputs high			50		50		50	μА
IO		V _{CC} = 5.5 V,	V _O = 2.5 V	-25	-55	-100	-25	-100	-25	-100	mA
		V _{CC} = 5.5 V,	Outputs high			2		2		2	
lcc [‡]		$I_0 = 0$,	Outputs low			30		30		30	mA
		$V_I = V_{CC}$ or GND	Outputs disabled			2		2		2	
	Data innuts	$V_{CC} = 5.5 \text{ V},$ One input at 3.4 V,	Outputs enabled			50		50		50	
Δlcc§	Data inputs	Other inputs at VCC or GND	Outputs disabled			50		50		50	μΑ
	Control inputs	V _{CC} = 5.5 V, One in Other inputs at V _{CC}			50		50		50		
Ci		V _I = 2.5 V or 0.5 V			3						pF
Co		V _O = 2.5 V or 0.5 V			8						pF

 $[\]buildrel{\complex}^\star$ On products compliant to MIL-PRF-38535, this parameter does not apply.



[†] All typical values are at $V_{CC} = 5 \text{ V}$.

[‡] Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

[§] This is the increase in supply current for each input that is at the specified TTL voltage level, rather than V_{CC} or GND.

SCBS238E - JUNE 1992 - REVISED JUNE 2004


switching characteristics over recommended ranges of supply voltage and operating free-air temperature, C_L = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V ₍	CC = 5 V 4 = 25°C	/, }	MIN	MAX	UNIT
			MIN	TYP	MAX			
t _{PLH}		V	1	2.5	3.6	1	4.1	20
t _{PHL}	A	Y	1	3.1	4.7	1	5.3	ns
^t PZH	ŌĒ	V	1	3.2	4.8	1	5.6	
t _{PZL}	OE	Y	1	3.2	4.7	1	5.5	ns
^t PHZ	ŌĒ	V	1	3.2	5.3	1	6.3	ns
t _{PLZ}	OE	1	1	3.1	4.6	1	4.9	115

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, C_L = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER								
	FROM (INPUT)	TO (OUTPUT)	V _C	CC = 5 V A = 25°C	/, ;	MIN	MAX	UNIT
			MIN	TYP	MAX			
^t PLH		V	1	2.5	3.2	1	3.9	
^t PHL	A A	Y	1	3.1	4	1	4.8	ns
^t PZH	OE			3.2	4.2	1	5.4	
t _{PZL}	OE	Y	1	3.2	4.1	1	5.1	ns
t _{PHZ}	- OE		1	3.2	4	1	4.6	ns
tPLZ			1	3.1	3.9	1	4.5	115

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_I includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_Q = 50 \ \Omega$, $t_f \leq$ 2.5 ns. $t_f \leq$ 2.5 ns.
- D. The outputs are measured one at a time, with one transition per measurement.
- E. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms







4-Feb-2021

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
5962-9458701QXA	ACTIVE	CFP	WD	48	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-9458701QX A SNJ54ABT162244 WD	Samples
74ABT162244DGGRG4	ACTIVE	TSSOP	DGG	48	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ABT162244	Samples
SN74ABT162244DGGR	ACTIVE	TSSOP	DGG	48	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ABT162244	Samples
SN74ABT162244DGVR	ACTIVE	TVSOP	DGV	48	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AH2244	Samples
SN74ABT162244DL	ACTIVE	SSOP	DL	48	25	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ABT162244	Samples
SN74ABT162244DLR	ACTIVE	SSOP	DL	48	1000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ABT162244	Samples
SNJ54ABT162244WD	ACTIVE	CFP	WD	48	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-9458701QX A SNJ54ABT162244 WD	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.



PACKAGE OPTION ADDENDUM

4-Feb-2021

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN54ABT162244, SN74ABT162244:

Catalog: SN74ABT162244

Military: SN54ABT162244

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications

PACKAGE MATERIALS INFORMATION

www.ti.com 17-Dec-2020

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

All difficulties are norminal	ar amonorous are normal													
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant		
SN74ABT162244DGGR	TSSOP	DGG	48	2000	330.0	24.4	8.6	13.0	1.8	12.0	24.0	Q1		
SN74ABT162244DGVR	TVSOP	DGV	48	2000	330.0	16.4	7.1	10.2	1.6	12.0	16.0	Q1		
SN74ABT162244DLR	SSOP	DL	48	1000	330.0	32.4	11.35	16.2	3.1	16.0	32.0	Q1		

www.ti.com 17-Dec-2020



*All dimensions are nominal

7 III GITTIOTIOTOTIO GITO TIOTITICA							
Device	Package Type Package Drawing Pins SPQ		SPQ	Length (mm)	Width (mm)	Height (mm)	
SN74ABT162244DGGR	TSSOP	DGG	48	2000	367.0	367.0	45.0
SN74ABT162244DGVR	TVSOP	DGV	48	2000	853.0	449.0	35.0
SN74ABT162244DLR	SSOP	DL	48	1000	367.0	367.0	55.0

WD (R-GDFP-F**)

CERAMIC DUAL FLATPACK

48 LEADS SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only
- E. Falls within MIL STD 1835: GDFP1-F48 and JEDEC MO-146AA

GDFP1-F56 and JEDEC MO-146AB

DL (R-PDSO-G48)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MO-118

PowerPAD is a trademark of Texas Instruments.



DGV (R-PDSO-G**)

24 PINS SHOWN

PLASTIC SMALL-OUTLINE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.

D. Falls within JEDEC: 24/48 Pins – MO-153 14/16/20/56 Pins – MO-194



SMALL OUTLINE PACKAGE



NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
 4. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE




NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



DGG (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (https://www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021, Texas Instruments Incorporated