SGDS008B - MAY 1998 - REVISED APRIL 2008

- **Qualified for Automotive Applications**
- Inputs Are TTL-Voltage Compatible
- **EPIC™** (Enhanced-Performance Implanted **CMOS) Process**
- Latch-Up Performance Exceeds 250 mA Per **JESD 17**
- **ESD Protection Exceeds 2000 V Per** MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)

#### D OR PW PACKAGE (TOP VIEW) 1CLR 13 2CLR 1D **1**2 1CLK 3 12 ¶ 2D 1PRE 14 11 2CLK 10 2PRE 1Q 🛮 5 1Q 6 9 2Q 8 2Q GND [] 7

#### description

The SN74AHCT74Q is a dual positive-edge-triggered D-type flip-flop.

A low level at the preset (PRE) or clear (CLR) inputs sets or resets the outputs, regardless of the levels of the other inputs. When PRE and CLR are inactive (high), data at the data (D) input meeting the setup time requirements is transferred to the outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of the clock pulse. Following the hold-time interval, data at the D input can be changed without affecting the levels at the outputs.

#### ORDERING INFORMATION<sup>†</sup>

TA	PACK	AGE‡	ORDERABLE PART NUMBER	TOP-SIDE MARKING		
-40°C to 125°C	SOIC - D	Tape and reel	SN74AHCT74QDRQ1	AHCT74Q		
-40 C to 125 C	TSSOP - PW	Tape and reel	SN74AHCT74QPWRQ1	HB74Q		

<sup>†</sup> For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at http://www.ti.com.

#### **FUNCTION TABLE**

	INP	UTS		OUTPUTS		
PRE	CLR	CLK	D	Q	Q	
L	Н	Х	Χ	Н	L	
Н	L	X	Χ	L	Н	
L	L	X	Χ	Н§	н§	
Н	Н	$\uparrow$	Н	Н	L	
Н	Н	$\uparrow$	L	L	Н	
Н	Н	L	Χ	$Q_0$	$\overline{Q}_0$	

<sup>§</sup> This configuration is unstable; that is, it does not persist when PRE or CLR returns to its inactive (high) level.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


EPIC is a trademark of Texas Instruments



<sup>‡</sup> Package drawings, thermal data, and symbolization are available at http://www.ti.com/packaging.


SGDS008B - MAY 1998 - REVISED APRIL 2008

# logic symbol†



<sup>&</sup>lt;sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

## logic diagram, each flip-flop (positive logic)



SGDS008B - MAY 1998 - REVISED APRIL 2008

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage	ge range, V <sub>CC</sub>	–0.5 V to 7 V
Input voltage	range, V <sub>I</sub> (see Note 1)	–0.5 V to 7 V
Output voltag	ge range, V <sub>O</sub> (see Note 1)	$-0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Input clamp	current, I <sub>IK</sub> (V <sub>I</sub> < 0)	–20 mA
Output clamp	current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ )	±20 mA
Continuous of	butput current, $I_O(V_O = 0 \text{ to } V_{CC})$	±25 mA
Continuous of	current through V <sub>CC</sub> or GND	±50 mA
Package the	rmal impedance, $\theta_{JA}$ (see Note 2): D package	86°C/W
	PW package	113°C/W
Storage temi	perature range, T <sub>sta</sub>	–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### recommended operating conditions (see Note 3)

		MIN	MAX	UNIT
Vcc	Supply voltage	4.5	5.5	V
$V_{IH}$	High-level input voltage	2		V
VIL	Low-level input voltage		8.0	V
٧ <sub>I</sub>	Input voltage	0	5.5	V
VO	Output voltage	0	VCC	V
IOH	High-level output current		-8	mA
l <sub>OL</sub>	Low-level output current		8	mA
Δt/Δν	Input transition rise or fall rate		20	ns/V
TA	Operating free-air temperature	-40	125	°C

NOTE 3: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETED	TEST COMPLETIONS	vcc	T,	ղ = 25°C	;	MIN	MAX	LIMIT
PARAMETER	TEST CONDITIONS	,CC	MIN	TYP	MAX	IVIIN		UNIT
V	$I_{OH} = -50 \mu A$	45.1/	4.4	4.5		4.4		
VOH	$I_{OH} = -8 \text{ mA}$	4.5 V	3.94			3.8		V
.,	I <sub>OL</sub> = 50 μA	45.77			0.1		0.1	· v
V <sub>OL</sub>	$I_{OL} = 8 \text{ mA}$	4.5 V			0.36		0.44	
IĮ	$V_I = 5.5 \text{ V or GND}$	0 V to 5.5 V			±0.1		±1	μΑ
lcc	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			2		20	μΑ
∆lcc <sup>‡</sup>	One input at 3.4 V, Other inputs at V <sub>CC</sub> or GND	5.5 V	·		1.35		1.5	mA
C <sub>i</sub>	$V_I = V_{CC}$ or GND	5 V		2	10			рF

<sup>‡</sup> This is the increase in supply current for each input at one of the specified TTL voltage levels rather than 0 V or VCC.



NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

<sup>2.</sup> The package thermal impedance is calculated in accordance with JESD 51-7.

SGDS008B - MAY 1998 - REVISED APRIL 2008

# timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

	242445	T <sub>A</sub> = 25°C		MINI				
	PARAMETER	MIN	MAX	MIN	MAX	UNIT		
t <sub>W</sub>	Dulas denetias	PRE or CLR low	5		5			
	Pulse duration	CLK	5		5		ns	
	Cation time hafare CLIVA	Data	5		5			
t <sub>su</sub>	Setup time before CLK↑	PRE or CLR inactive	3.5		3.5		ns	
th	Hold time, data after CLK↑		0		0		ns	

# switching characteristics over recommended operating free-air temperature range, $V_{CC}$ = 5 V $\pm$ 0.5 V (unless otherwise noted) (see Figure 1)

	FROM	то	LOAD	T.	չ = 25°C	;			
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	UNIT
			C <sub>L</sub> = 15 pF	100	160		80		
f <sub>max</sub>			C <sub>L</sub> = 50 pF	80	140		65		MHz
<sup>t</sup> PLH	DDE OLD	Q or Q	0 45 = 5		7.6	10.4	1	12	
<sup>t</sup> PHL	PRE or CLR	Q or Q	C <sub>L</sub> = 15 pF		7.6	10.4	1	12	ns
<sup>t</sup> PLH	CLIK	Q or Q	0. 45 = 5		5.8	7.8	1	9	
<sup>t</sup> PHL	CLK	Q or Q	C <sub>L</sub> = 15 pF		5.8	7.8	1	9	ns
<sup>t</sup> PLH	PRE or CLR	Q or $\overline{\mathbb{Q}}$	0. 50 = 5		8.1	11.4	1	13	
<sup>t</sup> PHL	PRE OF CLR	Q or Q	C <sub>L</sub> = 50 pF		8.1	11.4	1	13	ns
<sup>t</sup> PLH	CLK	Q or $\overline{\mathbb{Q}}$	C <sub>L</sub> = 50 pF		6.3	8.8	1	10	nc
<sup>t</sup> PHL	OLK	QUIQ	OL = 30 bi		6.3	8.8	1	10	ns

# noise characteristics, $V_{CC} = 5 \text{ V}$ , $C_L = 50 \text{ pF}$ , $T_A = 25^{\circ}\text{C}$ (see Note 4)

	PARAMETER	MIN	MAX	UNIT
V <sub>OL(P)</sub>	Quiet output, maximum dynamic V <sub>OL</sub>		0.8	V
V <sub>OL(V)</sub>	Quiet output, minimum dynamic V <sub>OL</sub>		-0.8	V
V <sub>OH(V)</sub>	Quiet output, minimum dynamic V <sub>OH</sub>	4		V
VIH(D)	High-level dynamic input voltage	2		V
V <sub>IL(D)</sub>	Low-level dynamic input voltage		0.8	V


NOTE 4: Characteristics are for surface-mount packages only.

## operating characteristics, $V_{CC} = 5 \text{ V}$ , $T_A = 25^{\circ}\text{C}$

	PARAMETER	TEST CO	ONDITIONS	TYP	UNIT
C <sub>pd</sub>	Power dissipation capacitance	No load,	f = 1 MHz	32	pF

SGDS008B - MAY 1998 - REVISED APRIL 2008

#### PARAMETER MEASUREMENT INFORMATION



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz,  $Z_0 = 50 \Omega$ ,  $t_f = 3 \text{ ns}$ .
- C. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



## PACKAGE OPTION ADDENDUM



10-Dec-2020

#### **PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN74AHCT74QDRG4Q1	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHCT74Q	Samples
SN74AHCT74QDRQ1	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHCT74Q	Samples
SN74AHCT74QPWRG4Q1	ACTIVE	TSSOP	PW	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HB74Q	Samples
SN74AHCT74QPWRQ1	ACTIVE	TSSOP	PW	14	2000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	HB74Q	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



## **PACKAGE OPTION ADDENDUM**

10-Dec-2020

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# PACKAGE MATERIALS INFORMATION

www.ti.com 16-Oct-2020

## TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74AHCT74QPWRG4Q 1	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74AHCT74QPWRQ1	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

www.ti.com 16-Oct-2020



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74AHCT74QPWRG4Q1	TSSOP	PW	14	2000	853.0	449.0	35.0
SN74AHCT74QPWRQ1	TSSOP	PW	14	2000	853.0	449.0	35.0

# D (R-PDSO-G14)

## PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.



# D (R-PDSO-G14)

# PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PW (R-PDSO-G14)

## PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
  - Sody length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



# PW (R-PDSO-G14)

# PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (<a href="www.ti.com/legal/termsofsale.html">www.ti.com/legal/termsofsale.html</a>) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated