



## N- and P-Channel 20-V (D-S) MOSFET

PRODUCT SUMMARY									
	V <sub>DS</sub> (V)	$R_{DS(on)}(\Omega)$	I <sub>D</sub> (A)	Q <sub>g</sub> (Typ.)					
N-Channel	20	0.040 at $V_{GS} = 4.5 \text{ V}$	4.5 <sup>a</sup>	3.7 nC					
		$0.065$ at $V_{GS} = 2.5 \text{ V}$	4.5 <sup>a</sup>	3.7 110					
P-Channel	- 20	0.090 at $V_{GS} = -4.5 \text{ V}$	- 4.5 <sup>a</sup>	5.3 nC					
r-Chamber		$0.137$ at $V_{GS} = -2.5$ V	- 4.5 <sup>a</sup>	5.5 HC					


### **FEATURES**


- TrenchFET® Power MOSFETs
- Typical ESD Protection: N-Channel 2000 V P-Channel 1000 V
- 100 % R<sub>g</sub> Tested
- Material categorization: For definitions of compliance please see www.vishay.com/doc?99912




**HALOGEN FREE** 

#### PowerPAK® SC-70-6 Dual







N-Channel MOSFET

P-Channel MOSFET

Ordering Information: SiA519EDJ-T1-GE3 (Lead (Pb)-free and Halogen-free)

<b>ABSOLUTE MAXIMUM RATINGS</b>	(T <sub>A</sub> = 25 °C, unle	ss otherwise	noted)			
Parameter	Symbol	N-Channel	P-Channel	Unit		
Drain-Source Voltage		V <sub>DS</sub>	20	- 20	V	
Gate-Source Voltage	V <sub>GS</sub>	± 12		V		
	T <sub>C</sub> = 25 °C		4.5 <sup>a</sup>	- 4.5 <sup>a</sup>		
Continuous Drain Current (T <sub>J</sub> = 150 °C)	T <sub>C</sub> = 70 °C	I_	4.5 <sup>a</sup>	- 4.5 <sup>a</sup>		
	T <sub>A</sub> = 25 °C	I <sub>D</sub>	4.5 <sup>a, b, c</sup>	- 3.7 <sup>b, c</sup>		
	T <sub>A</sub> = 70 °C		4.4 <sup>b, c</sup>	- 3 <sup>b, c</sup>	Α	
Pulsed Drain Current	I <sub>DM</sub>	15	- 15			
Source Drain Current Diode Current	T <sub>C</sub> = 25 °C	_	4.5 <sup>a</sup>	- 4.5 <sup>a</sup>		
Source Drain Current blode Current	T <sub>A</sub> = 25 °C	I <sub>S</sub>	1.6 <sup>b, c</sup> - 1.6 <sup>b, c</sup>			
	T <sub>C</sub> = 25 °C		7.8	7.8		
Maximum Power Dissipation	T <sub>C</sub> = 70 °C	$P_{D}$	5	5	W	
Maximum Fower Dissipation	T <sub>A</sub> = 25 °C		1.9 <sup>b, c</sup>	1.9 <sup>b, c</sup>	VV	
	T <sub>A</sub> = 70 °C		1.2 <sup>b, c</sup>	1.2 <sup>b, c</sup>		
Operating Junction and Storage Temperature Ra	T <sub>J</sub> , T <sub>stg</sub>	- 55 to 150		00		
Soldering Recommendations (Peak Temperature		26	°C			

THERMAL RESISTANCE RATINGS										
		N-Ch	annel	P-Ch	annel					
Parameter	Symbol	Тур.	Max.	Тур.	Max.	Unit				
Maximum Junction-to-Ambient <sup>b, f</sup>	t ≤ 5 s	R <sub>thJA</sub>	52	65	52	65	°C/W			
Maximum Junction-to-Case (Drain)	Steady State	$R_{thJC}$	12.5	16	12.5	16	J, VV			

#### Notes:

- a. Package limited.
- b. Surface mounted on 1" x 1" FR4 board.
- d. See solder profile (www.vishay.com/doc?73257). The PowerPAK SC-70 is a leadless package. The end of the lead terminal is exposed copper (not plated) as a result of the singulation process in manufacturing. A solder fillet at the exposed copper tip cannot be guaranteed and is not required to ensure adequate bottom side solder interconnection.
- e. Rework conditions: manual soldering with a soldering iron is not recommended for leadless components. f. Maximum under steady state conditions is 110 °C/W.

Document Number: 65176 S13-1890-Rev. D, 02-Sep-13 For technical questions, contact: pmostechsupport@vishav.com

www.vishay.com

# SiA519EDJ

# Vishay Siliconix



<b>SPECIFICATIONS</b> (T <sub>J</sub> = 25 °					T			
Parameter	Symbol	Test Conditions	Min.	Тур.	Max.	Unit		
Static		V 0.V L 050A		l 00	ı	I	1	
Drain-Source Breakdown Voltage	$V_{DS}$	$V_{GS} = 0 \text{ V, I}_{D} = 250 \mu\text{A}$	N-Ch	20			V	
-		$V_{GS} = 0 \text{ V}, I_D = -250 \mu\text{A}$	P-Ch	- 20				
V <sub>DS</sub> Temperature Coefficient	$\Delta V_{DS}/T_{J}$	I <sub>D</sub> = 250 μA	N-Ch		23		mV/°C	
DG - F	D3 0	I <sub>D</sub> = - 250 μA	P-Ch		- 11			
V <sub>GS(th)</sub> Temperature Coefficient	$\Delta V_{GS(th)}/T_J$	I <sub>D</sub> = 250 μA	N-Ch		- 3.3			
*GS(in) remperature decimelent	△ • GS(tn)/ • J	I <sub>D</sub> = - 250 μA	P-Ch		2.6			
Cata Throphold Voltage	V	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$	N-Ch	0.6		1.4	V	
Gate Threshold Voltage	V <sub>GS(th)</sub>	$V_{DS} = V_{GS}, I_{D} = -250 \mu\text{A}$	P-Ch	- 0.5		- 1.3	v	
		$V_{DS} = 0 \text{ V}, V_{GS} = \pm 4.5 \text{ V}$	N-Ch			± 0.5		
Gate-Body Leakage	I <sub>GSS</sub>	VDS - 0 V, VGS - ± 4.5 V	P-Ch			± 0.5		
cate Body Edulage	GSS	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 12 \text{ V}$	N-Ch			± 90		
			P-Ch			± 8		
		V <sub>DS</sub> = 20 V, V <sub>GS</sub> = 0 V	N-Ch			1	μΑ	
Zero Gate Voltage Drain Current	lace	$V_{DS} = -20 \text{ V}, V_{GS} = 0 \text{ V}$	P-Ch			- 1		
Zero date voltage Brain Guirent	I <sub>DSS</sub>	$V_{DS} = 20 \text{ V}, V_{GS} = 0 \text{ V}, T_{J} = 55 ^{\circ}\text{C}$	V <sub>DS</sub> = 20 V, V <sub>GS</sub> = 0 V, T <sub>J</sub> = 55 °C N-Ch					
		$V_{DS} = -20 \text{ V}, V_{GS} = 0 \text{ V}, T_{J} = 55 \text{ °C}$	P-Ch			- 10	1	
0 0 1 0 1h		$V_{DS} \ge 5 \text{ V}, V_{GS} = 4.5 \text{ V}$	N-Ch	10			А	
On-State Drain Current <sup>b</sup>	I <sub>D(on)</sub>	$V_{DS} \le -5 \text{ V}, V_{GS} = -4.5 \text{ V}$	P-Ch	- 10				
		$V_{GS} = 4.5 \text{ V}, I_D = 4.2 \text{ A}$	N-Ch		0.032	0.040		
h	R <sub>DS(on)</sub>	V <sub>GS</sub> = - 4.5 V, I <sub>D</sub> = - 2.9 A	P-Ch	Ch 0.074 0.09		0.090		
Drain-Source On-State Resistance <sup>b</sup>		V <sub>GS</sub> = 2.5 V, I <sub>D</sub> = 3.3 A	N-Ch		0.053	0.065	Ω	
		V <sub>GS</sub> = - 2.5 V, I <sub>D</sub> = - 2.3 A	P-Ch		0.113	0.137		
		V <sub>DS</sub> = 10 V, I <sub>D</sub> = 4.2 A	N-Ch		12			
Forward Transconductance <sup>b</sup>	9 <sub>fs</sub>	V <sub>DS</sub> = - 10 V, I <sub>D</sub> = - 2.9 A	P-Ch		7		S	
Dynamic <sup>a</sup>			l	l	<u> </u>	l	l	
			N-Ch		350			
Input Capacitance	C <sub>iss</sub>	N-Channel			340		1	
0	-	$V_{DS} = 10 \text{ V}, V_{GS} = 0 \text{ V}, f = 1 \text{ MHz}$	N-Ch		82		- pF	
Output Capacitance	C <sub>oss</sub>	P-Channel	P-Ch		105			
Davaraa Transfer Canasitanaa		$V_{DS} = -10 \text{ V}, V_{GS} = 0 \text{ V}, f = 1 \text{ MHz}$	N-Ch		50			
Reverse Transfer Capacitance	C <sub>rss</sub>	20 4 40	P-Ch		95			
		$V_{DS} = 10 \text{ V}, V_{GS} = 10 \text{ V}, I_{D} = 5.5 \text{ A}$	N-Ch		7.7	12		
Total Cata Charge	$Q_{g}$	$V_{DS} = -10 \text{ V}, V_{GS} = -10 \text{ V}, I_{D} = -3.7 \text{ A}$	P-Ch		10.5	16	nC	
Total Gate Charge	Q <sub>g</sub>		N-Ch		3.7	6		
		N-Channel	P-Ch		5.3	8		
Gate-Source Charge	Q <sub>gs</sub>	$V_{DS} = 10 \text{ V}, V_{GS} = 4.5 \text{ V}, I_{D} = 5.5 \text{ A}$	N-Ch		0.85			
date double charge	⊶gs	P-Channel	P-Ch		0.75			
Gate-Drain Charge	Q <sub>gd</sub>	$V_{DS} = -10 \text{ V}, V_{GS} = -4.5 \text{ V}, I_{D} = -3.7 \text{ A}$	N-Ch		0.95			
	gu		P-Ch		2			
Gate Resistance	$R_{g}$	f = 1 MHz	N-Ch	0.7	3.5	7	Ω	
	9		P-Ch	0.2	10	20		

### Notes:

a. Guaranteed by design, not subject to production testing.

b. Pulse test; pulse width  $\leq$  300  $\mu$ s, duty cycle  $\leq$  2 %.






Parameter	Symbol	Test Conditions	Min.	Тур.	Max.	Unit	
Dynamic <sup>a</sup>							
Turn-On Delay Time	t <sub>d(on)</sub>	N-Channel	N-Ch P-Ch		10 20	15 30	
		$V_{DD} = 10 \text{ V}, R_L = 2.3 \Omega$	N-Ch		12	20	
Rise Time	t <sub>r</sub>	$I_D \cong 4.4 \text{ A}, V_{GEN} = 4.5 \text{ V}, R_g = 1 \Omega$	P-Ch		20	30	
Turn Off Dalay Time		P-Channel	N-Ch		21	35	
Turn-Off Delay Time	t <sub>d(off)</sub>	$V_{DD} = -10 \text{ V}, R_1 = 3.3 \Omega$	P-Ch		25	40	
Fall Time	t <sub>f</sub>	$I_D \cong -3 \text{ A}, V_{GEN} = -4.5 \text{ V}, R_q = 1 \Omega$	N-Ch		16	25	
i all Tillie	ч	Ü	P-Ch		10	15	ne
Turn-On Delay Time	t. <sub>1</sub> /		N-Ch		5	10	ns
Turn-On Belay Time	t <sub>d(on)</sub>	N-Channel	P-Ch		5	10	
Rise Time	t <sub>r</sub>	$V_{DD}$ = 10 V, $R_{L}$ = 2.3 Ω $I_{D}$ $\cong$ 4.4 A, $V_{GEN}$ = 10 V, $R_{q}$ = 1 Ω	N-Ch		10	15	
Tuge Time		$ID = 4.4 \text{ A}, V_{GEN} - 10 \text{ V}, H_g - 122$	P-Ch		10	15	
Turn-Off Delay Time	t <sub>d(off)</sub>	P-Channel	N-Ch		15	25	
Turn On Belay Time	-d(OII)	$V_{DD} = -10 \text{ V}, R_{L} = 3.3 \Omega$	P-Ch		20	30	
Fall Time	t <sub>f</sub>	$I_D \cong -3 \text{ A}, V_{GEN} = -10 \text{ V}, R_g = 1 \Omega$	N-Ch		10	15	
Tail Tillic	4		P-Ch		10	15	
<b>Drain-Source Body Diode Characteristi</b>	cs						
Continuous Source-Drain Diode Current	I <sub>S</sub>	T <sub>C</sub> = 25 °C	N-Ch			4.5	A
Commission Course Prairi Prode Carrona		10 = 1	P-Ch			- 4.5	
Pulse Diode Forward Current <sup>a</sup>	I <sub>SM</sub>		N-Ch			15	, ,
T dise blode i ofward Current	- SIVI		P-Ch			- 15	
Body Diode Voltage	V <sub>SD</sub>	$I_S = 4.4 \text{ A}, V_{GS} = 0 \text{ V}$	N-Ch		0.8	1.2	V
body blode voltage		I <sub>S</sub> = - 3 A, V <sub>GS</sub> = 0 V	P-Ch		- 0.8	- 1.2	, v
Pady Diada Dayaraa Dagayary Tima	+		N-Ch		15	30	20
Body Diode Reverse Recovery Time	t <sub>rr</sub>		P-Ch		26	50	ns
Rody Diodo Royerso Roseyery Chargo	Q <sub>rr</sub>	N-Channel	N-Ch		8	20	nC
Body Diode Reverse Recovery Charge		$I_F = 4.4 \text{ A}, \text{ dI/dt} = 100 \text{ A/}\mu\text{s}, T_J = 25 \text{ °C}$	P-Ch		13	25	110
Reverse Recovery Fall Time	t <sub>a</sub>	P-Channel	N-Ch		8		
Tieverse Hecovery Fair Time	<b>'</b> а	$I_F = -3 \text{ A}, \text{ dI/dt} = -100 \text{ A/}\mu\text{s}, T_J = 25 ^{\circ}\text{C}$	P-Ch		14		- ns
Reverse Recovery Rise Time	t <sub>b</sub>		N-Ch		7		
Tieverse riecovery ruse rune	۵,		P-Ch		12		

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


a. Guaranteed by design, not subject to production testing.

b. Pulse test; pulse width  $\leq$  300  $\mu$ s, duty cycle  $\leq$  2 %.


### N-CHANNEL TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




Gate Current vs. Gate-Source Voltage




**Output Characteristics** 




On-Resistance vs. Drain Current and Gate Voltage



Gate Current vs. Gate-Source Voltage




**Transfer Characteristics** 




Capacitance




### N-CHANNEL TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




### **Gate Charge**




### Source-Drain Diode Forward Voltage






### On-Resistance vs. Junction Temperature




On-Resistance vs. Gate-to-Source Voltage



Single Pulse Power (Junction-to-Ambient)





### N-CHANNEL TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)



Safe Operating Area, Junction-to-Ambient

Power Dissipation (W)






Power Derating


<sup>\*</sup> The power dissipation  $P_D$  is based on  $T_{J(max.)} = 150$  °C, using junction-to-case thermal resistance, and is more useful in settling the upper dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package limit.



### N-CHANNEL TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




#### Normalized Thermal Transient Impedance, Junction-to-Ambient




Normalized Thermal Transient Impedance, Junction-to-Case


### P-CHANNEL TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




Gate Current vs. Gate-Source Voltage




**Output Characteristics** 




On-Resistance vs. Drain Current and Gate Voltage



Gate Current vs. Gate-Source Voltage



**Transfer Characteristics** 




V<sub>DS</sub> - Drain-to-Source Voltage (V)


Capacitance




### P-CHANNEL TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




### **Gate Charge**




### Source-Drain Diode Forward Voltage




Threshold Voltage



On-Resistance vs. Junction Temperature




On-Resistance vs. Gate-to-Source Voltage



Single Pulse Power (Junction-to-Ambient)





### P-CHANNEL TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)



#### Safe Operating Area, Junction-to-Ambient

Power Dissipation (W)






Power Derating


<sup>\*</sup> The power dissipation  $P_D$  is based on  $T_{J(max.)}$  = 150 °C, using junction-to-case thermal resistance, and is more useful in settling the upper dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package limit.



### P-CHANNEL TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)



#### Normalized Thermal Transient Impedance, Junction-to-Ambient




Normalized Thermal Transient Impedance, Junction-to-Case

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see <a href="https://www.vishay.com/ppq?65176">www.vishay.com/ppq?65176</a>.

Document Number: 65176 S13-1890-Rev. D, 02-Sep-13 For technical questions, contact: pmostechsupport@vishay.com


### PowerPAK® SC70-6L





BACKSIDE VIEW OF SINGLE

BACKSIDE VIEW OF DUAL



- All dimensions are in millimeters
   Package outline exclusive of mold flash and metal burr
   Package outline inclusive of plating

	SINGLE PAD							DUAL PAD					
DIM	MILLIMETERS			INCHES			MILLIMETERS			INCHES			
	Min	Nom	Max	Min	Nom	Max	Min	Nom	Max	Min	Nom	Max	
Α	0.675	0.75	0.80	0.027	0.030	0.032	0.675	0.75	0.80	0.027	0.030	0.032	
<b>A</b> 1	0	-	0.05	0	-	0.002	0	-	0.05	0	-	0.002	
b	0.23	0.30	0.38	0.009	0.012	0.015	0.23	0.30	0.38	0.009	0.012	0.015	
С	0.15	0.20	0.25	0.006	0.008	0.010	0.15	0.20	0.25	0.006	0.008	0.010	
D	1.98	2.05	2.15	0.078	0.081	0.085	1.98	2.05	2.15	0.078	0.081	0.085	
D1	0.85	0.95	1.05	0.033	0.037	0.041	0.513	0.613	0.713	0.020	0.024	0.028	
D2	0.135	0.235	0.335	0.005	0.009	0.013							
Е	1.98	2.05	2.15	0.078	0.081	0.085	1.98	2.05	2.15	0.078	0.081	0.085	
E1	1.40	1.50	1.60	0.055	0.059	0.063	0.85	0.95	1.05	0.033	0.037	0.041	
E2	0.345	0.395	0.445	0.014	0.016	0.018							
E3	0.425	0.475	0.525	0.017	0.019	0.021							
е		0.65 BSC			0.026 BSC	;	0.65 BSC				0.026 BSC	;	
K		0.275 TYP			0.011 TYP	1	0.275 TYP				0.011 TYP		
K1		0.400 TYP			0.016 TYP	1	0.320 TYP				0.013 TYP	1	
K2		0.240 TYP	1		0.009 TYP	1	0.252 TYP			0.010 TYP			
К3		0.225 TYP	1		0.009 TYP	1							
K4		0.355 TYP	1	0.014 TYP									
L	0.175	0.275	0.375	0.007	0.011	0.015	0.175	0.275	0.375	0.007	0.011	0.015	
Т							0.05	0.10	0.15	0.002	0.004	0.006	


DWG: 5934

Document Number: 73001

06-Aug-07



### RECOMMENDED PAD LAYOUT FOR PowerPAK® SC70-6L Dual



Dimensions in mm (inches)

Return to Index

APPLICATION NOTE

www.vishay.com Document Number: 70487

1 Revision: 18-Oct-13

### **Legal Disclaimer Notice**



Vishay

### **Disclaimer**

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and / or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Hyperlinks included in this datasheet may direct users to third-party websites. These links are provided as a convenience and for informational purposes only. Inclusion of these hyperlinks does not constitute an endorsement or an approval by Vishay of any of the products, services or opinions of the corporation, organization or individual associated with the third-party website. Vishay disclaims any and all liability and bears no responsibility for the accuracy, legality or content of the third-party website or for that of subsequent links.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.