

# 512K x 8 HIGH-SPEED ASYNCHRONOUS CMOS STATIC RAM

#### AUGUST 2009

## FEATURES

#### HIGH SPEED: (IS61/64WV5128ALL/BLL)

- High-speed access time: 8, 10, 20 ns
- Low Active Power: 85 mW (typical)
- Low stand-by power: 7 mW (typical) CMOS standby

LOW POWER: (IS61/64WV5128ALS/BLS)

- High-speed access time: 25, 35 ns
- Low Active Power: 35 mW (typical)
- Low stand-by power: 0.6 mW (typical) CMOS standby
- · Single power supply
  - VDD 1.65V to 2.2V (IS61WV5128Axx)
  - VDD 2.4V to 3.6V (IS61/64WV5128Bxx)
- Fully static operation: no clock or refresh required
- · Three state outputs
- · Industrial and Automotive temperature support
- Lead-free available

### FUNCTIONAL BLOCK DIAGRAM

## DESCRIPTION


The *ISSI* IS61WV5128Axx and IS61/64WV5128Bxx are very high-speed, low power, 524,288-word by 8-bit CMOS static RAMs. The IS61WV5128Axx and IS61/64WV5128Bxx are fabricated using *ISSI*'s high-performance CMOS technology. This highly reliable process coupled with innovative circuit design techniques, yields higher performance and low power consumption devices.

When  $\overline{CE}$  is HIGH (deselected), the device assumes a standby mode at which the power dissipation can be reduced down with CMOS input levels.

The IS61WV5128Axx and IS61/64WV5128Bxx operate from a single power supply.

The IS61WV5128ALL and IS61/64WV5128BLL are available in 36-pin 400-mil SOJ, 36-pin mini BGA, and 44-pin TSOP (Type II) packages.

The IS61WV5128ALS and IS61/64WV5128BLS are available in 32-pinTSOP (Type I), 32-pin sTSOP (Type I), 32-pin SOP and 32-pin TSOP (Type II) packages.



Copyright © 2006 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time without notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on any published information and before placing orders for products.


Integrated Silicon Solution, Inc. — www.issi.com Rev. I 08/10/09

## IS61WV5128ALL/ALS, IS61WV5128BLL/BLS IS64WV5128BLL/BLS



# PIN CONFIGURATION (HIGH SPEED) (61/64WV5128ALL/BLL)


### 36 mini BGA



## **PIN DESCRIPTIONS**

A0-A18	Address Inputs
CE	Chip Enable Input
ŌĒ	Output Enable Input
WE	Write Enable Input
I/O0-I/O7	Bidirectional Ports
VDD	Power
GND	Ground
NC	No Connection

### 44-Pin TSOP (Type II)



36-Pin SOJ


	1 36	
ΔΟ Π	1 36	
/ · · · L		L NC
A1 [	2 35	A18
A2 🗌	3 34	A17
АЗ [	4 33	A16
A4 🗌	5 32	A15
	6 31	
I/O0 [	7 30	1/07
I/O1 [	8 29	1/06
VDD [	9 28	GND
GND	10 27	
1/02 [	11 26	1/05
і/Оз [	12 25	1/04
WE	13 24	A14
A5 🗌	14 23	A13
A6 🗌	15 22	A12
A7 🗖	16 21	A11
A8 🗌	17 20	A10
A9 🗌	18 19	
1		I

## IS61WV5128ALL/ALS, IS61WV5128BLL/BLS IS64WV5128BLL/BLS



## PIN CONFIGURATION (LOW POWER) (61/64WV5128ALS/BLS)

32-pin TSOP (TYPE I), (Package Code T) 32-pin sTSOP (TYPE I) (Package Code H) 32-pin SOP 32-pin TSOP (TYPE II) (Package Code T2)



A17 🗖 1	32 🗖 VDD
A16 2	31 🗖 A15
A14 🗖 3	30 🗖 A18
A12 🗖 4	29 🗖 WE
A7 🗖 5	28 🗖 A13
A6 🗖 6	27 🗖 A8
A5 🗖 7	26 🗖 A9
A4 🗖 8	25 🗖 A11
A3 🗖 9	24 🗖 ŌĒ
A2 🗖 10	23 🗖 A10
A1 🗖 11	22 🗖 CE
A0 🗖 12	21 🗖 1/07
I/O0 🗖 13	20 🗖 1/06
I/O1 🗖 14	19 🗖 I/O5
I/O2 🔲 15	18 🗖 I/O4
GND 🗖 16	17 🗖 I/O3

### **PIN DESCRIPTIONS**

A0-A18	Address Inputs
CE	Chip Enable 1 Input
ŌĒ	Output Enable Input
WE	Write Enable Input
I/00-I/07	Input/Output
Vdd	Power
GND	Ground



## DC ELECTRICAL CHARACTERISTICS (Over Operating Range)

 $V_{DD} = 3.3V \pm 5\%$ 

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
Vон	Output HIGH Voltage	$V_{DD} = Min., I_{OH} = -4.0 \text{ mA}$	2.4	_	V
Vol	Output LOW Voltage	$V_{DD} = Min., I_{OL} = 8.0 mA$	—	0.4	V
VIH	Input HIGH Voltage		2	VDD + 0.3	V
VIL	Input LOW Voltage <sup>(1)</sup>		-0.3	0.8	V
Iц	Input Leakage	$GND \leq V_{\text{IN}} \leq V_{\text{DD}}$	-1	1	μA
Ilo	Output Leakage	$GND \le V_{OUT} \le V_{DD}$ , Outputs Disabled	-1	1	μA

Note:

1. VIL (min.) = -0.3V DC; VIL (min.) = -2.0V AC (pulse width <10 ns). Not 100% tested.

VIH (max.) = VDD + 0.3V DC; VIH (max.) = VDD + 2.0V AC (pulse width <10 ns). Not 100% tested.

## DC ELECTRICAL CHARACTERISTICS (Over Operating Range)

 $V_{DD} = 2.4V - 3.6V$ 

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
Vон	Output HIGH Voltage	Vdd = Min., Iон = -1.0 mA	1.8	_	V
Vol	Output LOW Voltage	$V_{DD} = Min., I_{OL} = 1.0 mA$		0.4	V
Vih	Input HIGH Voltage		2.0	Vdd + 0.3	V
VIL	Input LOW Voltage <sup>(1)</sup>		-0.3	0.8	V
LI	Input Leakage	$GND \leq V_{IN} \leq V_{DD}$	-1	1	μA
Ilo	Output Leakage	$GND \leq VOUT \leq VDD$ , Outputs Disabled	-1	1	μA

Note:

1. VIL (min.) = -0.3V DC; VIL (min.) = -2.0V AC (pulse width <10 ns). Not 100% tested.

VIH (max.) = VDD + 0.3V DC; VIH (max.) = VDD + 2.0V AC (pulse width <10 ns). Not 100% tested.

## DC ELECTRICAL CHARACTERISTICS (Over Operating Range) VDD = 1.65V-2.2V

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
Vон	Output HIGH Voltage	Vdd = Min, Iон = -0.1 mA	1.4		V
Vol	Output LOW Voltage	$V_{DD} = Min, I_{OL} = 0.1 mA$		0.2	V
Vін	Input HIGH Voltage		1.4	VDD + 0.2	V
VIL <sup>(1)</sup>	Input LOW Voltage		-0.2	0.4	V
<b>I</b> LI	Input Leakage	$GND \leq V_{IN} \leq V_{DD}$	-1	1	μA
Ilo	Output Leakage	$GND \leq VOUT \leq VDD$ , Outputs Disabled	-1	1	μA

#### Note:

1. VIL (min.) = -0.3V DC; VIL (min.) = -2.0V AC (pulse width <10 ns). Not 100% tested.

VIH (max.) = VDD + 0.3V DC; VIH (max.) = VDD + 2.0V AC (pulse width <10 ns). Not 100% tested.



## **TRUTH TABLE**

Mode	WE	CE	ŌĒ	I/O Operation	VDD Current
Not Selected (Power-down)	Х	Н	Х	High-Z	ISB1, ISB2
Output Disable	ed H	L	Н	High-Z	lcc
Read	Н	L	L	Dout	lcc
Write	L	L	Х	Din	lcc

## **ABSOLUTE MAXIMUM RATINGS(1)**

Symbol	Parameter	Value	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to VDD + 0.5	V
Vdd	VDD Relates to GND	-0.3 to 4.0	V
Tstg	Storage Temperature	-65 to +150	°C
Рт	Power Dissipation	1.0	W

Notes:

1. Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

#### **CAPACITANCE**<sup>(1,2)</sup>

Symbol	Parameter	Conditions	Max.	Unit
Cin	Input Capacitance	$V_{IN} = 0V$	6	pF
C <sub>I/O</sub>	Input/Output Capacitance	Vout = 0V	8	pF

Notes:

1. Tested initially and after any design or process changes that may affect these parameters.

2. Test conditions:  $T_A = 25^{\circ}C$ , f = 1 MHz,  $V_{DD} = 3.3V$ .



# HIGH SPEED (IS61WV5128ALL/BLL)

## OPERATING RANGE (VDD) (IS61WV5128ALL)

Range	Ambient Temperature	Vdd	Speed	
Commercial	0°C to +70°C	1.65V-2.2V	20ns	
Industrial	–40°C to +85°C	1.65V-2.2V	20ns	
Automotive	–40°C to +125°C	1.65V-2.2V	20ns	

## OPERATING RANGE (VDD) (IS61WV5128BLL)<sup>(1)</sup>

Range	Ambient Temperature	Vdd <b>(8 n</b> s) <sup>1</sup>	Vdd (10 ns) <sup>1</sup>
Commercial	0°C to +70°C	3.3V <u>+</u> 5%	2.4V-3.6V
Industrial	–40°C to +85°C	3.3V <u>+</u> 5%	2.4V-3.6V

Note:

1. When operated in the range of 2.4V-3.6V, the device meets 10ns. When operated in the range of 3.3V  $\pm$  5%, the device meets 8ns.

## OPERATING RANGE (VDD) (IS64WV5128BLL)

Range	Ambient Temperature	Vdd (10 ns)	
Automotive	–40°C to +125°C	2.4V-3.6V	

## POWER SUPPLY CHARACTERISTICS<sup>(1)</sup> (Over Operating Range)

				-	8	-1	0	-2	0		
Symbol	Parameter	Test Conditions		Min.	Max.	Min.	Max.	Min.	Max.	Unit	
lcc	VDD Dynamic Operating	VDD = Max.,	Com.	_	50	_	40	_	40	mA	
	Supply Current	IOUT = 0 mA, f = fmax	Ind.	_	55	_	45	_	45		
		Auto.	_	_	_	65	_	65			
		typ. <sup>(2)</sup>			25	5					
cc1	Operating	VDD = Max.,	Com.	_	35	_	35	_	30	mA	
	Supply Current	loυτ = 0 mA, f = 0	Ind.	—	40	_	40	—	40		
		Auto.	—	—	—	60	—	60			
ISB1	TTL Standby Current	VDD = Max.,	Com.	_	10	_	10	_	10	mA	
	(TTL Inputs)	$V_{IN} = V_{IH} \text{ or } V_{IL}$	Ind.	_	15	_	15	_	15		
		$\overline{CE} \ge V_{IH}, f = 0$	Auto.	—	—	—	30	—	30		
ISB2	CMOS Standby	VDD = Max.,	Com.	_	7	_	7	_	7	mA	
	Current (CMOS Inputs)	$\overline{CE} \ge V_{DD} - 0.2V$ ,	Ind.	—	10	_	10	—	10		
		$V_{\text{IN}} \ge V_{\text{DD}} - 0.2V$ , or	Auto.	—	—	_	20	_	20		
		$V_{\text{IN}} \leq \ 0.2V,  f = 0$	typ. <sup>(2)</sup>			2					

#### Note:

1. At  $f = f_{MAX}$ , address and data inputs are cycling at the maximum frequency, f = 0 means no input lines change.

2. Typical values are measured at  $V_{DD} = 3.0V$ , TA = 25°C and not 100% tested.



## LOW POWER (IS61WV5128ALS/BLS)

## **OPERATING RANGE (VDD) (IS61WV5128ALS)**

Range	Ambient Temperature	Vdd	Speed	
Commercial	0°C to +70°C	1.65V-2.2V	35ns	
Industrial	–40°C to +85°C	1.65V-2.2V	35ns	
Automotive	–40°C to +125°C	1.65V-2.2V	35ns	

### OPERATING RANGE (VDD) (IS61WV5128BLS)<sup>(1)</sup>

Range	Ambient Temperature	Vdd	Speed	
Commercial	0°C to +70°C	2.4V-3.6V	25 ns	
Industrial	–40°C to +85°C	2.4V-3.6V	25 ns	

## **OPERATING RANGE (VDD) (IS64WV5128BLS)**

Range	Ambient Temperature	Vdd	Speed	
Automotive	–40°C to +125°C	2.4V-3.6V	35 ns	

## POWER SUPPLY CHARACTERISTICS<sup>(1)</sup> (Over Operating Range)

				-2	25	-3	5		
Symbol	Parameter	Test Conditions		Min.	Max.	Min.	Max.	Unit	
lcc	VDD Dynamic Operating	Vdd = Max.,	Com.	_	20	_	20	mA	
	Supply Current	IOUT = 0 mA, f = fmax	Ind.	_	25	_	25		
			Auto.	_	50	_	50		
			typ. <sup>(2)</sup>	1	1				
lcc1	Operating	Vdd = Max.,	Com.	_	10	_	10	mA	
	Supply Current	lout = 0 mA, f = 0	Ind.	_	12	_	12		
			Auto.	—	20	—	20		
ISB1	TTL Standby Current	VDD = Max.,	Com.	_	5	_	5	mA	
	(TTL Inputs)	$V_{IN} = V_{IH} \text{ or } V_{IL}$	Ind.	_	7	_	7		
		$\overline{CE} \geq V \text{IH}, \ f = 0$	Auto.	—	10	—	10		
ISB2	CMOS Standby	Vdd = Max.,	Com.	_	1	_	1	mA	
	Current (CMOS Inputs)	$\overline{CE} \ge V_{DD} - 0.2V$ ,	Ind.	_	2	_	2		
	,	$V_{\text{IN}} \ge V_{\text{DD}} - 0.2V$ , or	Auto.	_	10	_	10		
		$V \text{IN} \leq~0.2 V, \text{f} = 0$	typ. <sup>(2)</sup>	0.	2				

#### Note:

1. At  $f = f_{MAX}$ , address and data inputs are cycling at the maximum frequency, f = 0 means no input lines change.

2. Typical values are measured at  $V_{DD} = 3.0V$ , TA = 25°C and not 100% tested.



## **ACTEST CONDITIONS**

Parameter	Unit (2.4V-3.6V)	Unit (3.3V <u>+</u> 10%)	Unit (1.65V-2.2V)
Input Pulse Level	0V to 3V	0V to 3V	0V to 1.8V
Input Rise and Fall Times	1V/ ns	1V/ ns	1V/ ns
Input and Output Timing and Reference Level (VRef)	1.5V	1.5V	0.9V
Output Load	See Figures 1 and 2	See Figures 1 and 2	See Figures 1 and 2

## AC TEST LOADS




Figure 1.

Figure 2.



## **READ CYCLE SWITCHING CHARACTERISTICS**<sup>(1)</sup> (Over Operating Range)

		-	8	-1	0		
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit	
<b>t</b> RC	Read Cycle Time	8	_	10	_	ns	
taa	Address Access Time		8	_	10	ns	
tона	Output Hold Time	2.0	_	2.0	_	ns	
<b>t</b> ACE	CE Access Time		8	_	10	ns	
<b>t</b> DOE	OE Access Time		4.5	_	4.5	ns	
thzoe <sup>(2)</sup>	OE to High-Z Output		3	_	4	ns	
tlzoe <sup>(2)</sup>	OE to Low-Z Output	0	—	0	—	ns	
tHZCE <sup>(2</sup>	CE to High-Z Output	0	3	0	4	ns	
tLZCE <sup>(2)</sup>	CE to Low-Z Output	3	—	3	_	ns	
<b>t</b> PU	Power Up Time	0	—	0	_	ns	
<b>t</b> PD	Power Down Time		8	—	10	ns	

#### Notes:

1. Test conditions assume signal transition times of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0V to 3.0V and output loading specified in Figure 1.

2. Tested with the load in Figure 2. Transition is measured ±500 mV from steady-state voltage.

## **READ CYCLE SWITCHING CHARACTERISTICS**<sup>(1)</sup> (Over Operating Range)

		-	20 ns	-25	5 ns	-3	-35 ns	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
trc	Read Cycle Time	20		25	_	35	_	ns
taa	Address Access Time	—	20	_	25	_	35	ns
tона	Output Hold Time	2.5	—	4	_	4	—	ns
<b>t</b> ace	CE Access Time	—	20	_	25	_	35	ns
<b>t</b> doe	OE Access Time	_	8	_	12	_	15	ns
thzoe <sup>(2)</sup>	OE to High-Z Output	0	8	0	8	0	10	ns
tlzoe <sup>(2)</sup>	OE to Low-Z Output	0	—	0	_	0	_	ns
tHZCE <sup>(2</sup>	CE to High-Z Output	0	8	0	8	0	10	ns
tlzce <sup>(2)</sup>	CE to Low-Z Output	3		10	_	10	—	ns
<b>t</b> PU	Power Up Time	0	_	0	_	0	_	ns
<b>t</b> PD	Power Down Time	_	20		25	_	35	ns

#### Notes:

1. Test conditions assume signal transition times of 1.5 ns or less, timing reference levels of 1.25V, input pulse levels of 0.4V to VDD-0.3V and output loading specified in Figure 1a.


2. Tested with the load in Figure 1b. Transition is measured ±500 mV from steady-state voltage. Not 100% tested.

3. Not 100% tested.




## **AC WAVEFORMS**

**READ CYCLE NO.**  $1^{(1,2)}$  (Address Controlled) ( $\overline{CE} = \overline{OE} = V_{IL}$ )



## READ CYCLE NO. 2<sup>(1,3)</sup> (CE and OE Controlled)



#### Notes:

- 1.  $\overline{\text{WE}}$  is HIGH for a Read Cycle. 2. The device is continuously selected.  $\overline{\text{OE}}$ ,  $\overline{\text{CE}}$  = VIL.
- 3. Address is valid prior to or coincident with  $\overline{CE}$  LOW transitions.



### WRITE CYCLE SWITCHING CHARACTERISTICS<sup>(1,3)</sup> (Over Operating Range)

		-	3	-10	)	
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
twc	Write Cycle Time	8	—	10	_	ns
<b>t</b> SCE	CE to Write End	6.5	—	8	_	ns
taw	Address Setup Time to Write End	6.5	_	8	_	ns
tна	Address Hold from Write End	0	_	0	—	ns
<b>t</b> SA	Address Setup Time	0	—	0	_	ns
tpwe1	$\overline{\text{WE}}$ Pulse Width ( $\overline{\text{OE}}$ = HIGH)	6.5	—	8	_	ns
tpwe2	$\overline{\text{WE}}$ Pulse Width ( $\overline{\text{OE}}$ = LOW)	8.0	—	10	_	ns
tsp	Data Setup to Write End	5	—	6	_	ns
tнd	Data Hold from Write End	0	—	0	_	ns
thzwe <sup>(2)</sup>	WE LOW to High-Z Output	_	3.5		5	ns
tlzwe <sup>(2)</sup>	WE HIGH to Low-Z Output	2	_	2	—	ns

#### Notes:

1. Test conditions assume signal transition times of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0V to 3.0V and output loading specified in Figure 1.

2. Tested with the load in Figure 2. Transition is measured ±500 mV from steady-state voltage. Not 100% tested.

3. The internal write time is defined by the overlap of CE LOW and WE LOW. All signals must be in valid states to initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the write. Shaded area product in development



				(ere eperanig han	.90/	
		-20	ns	-25 ns	-35 ns	
Symbol	Parameter	Min.	Max.	Min. Max	. Min. Max.	Unit
twc	Write Cycle Time	20		25 —	35 —	ns
<b>t</b> SCE	CE to Write End	12		18 —	25 —	ns
taw	Address Setup Time to Write End	12		15 —	25 —	ns
tна	Address Hold from Write End	0		0 —	0 —	ns
<b>t</b> sa	Address Setup Time	0		0 —	0 —	ns
tpwe1	$\overline{\text{WE}}$ Pulse Width ( $\overline{\text{OE}}$ = HIGH)	12		18 —	30 —	ns
tpwe2	$\overline{\text{WE}}$ Pulse Width ( $\overline{\text{OE}}$ = LOW)	17		20 —	30 —	ns
tsd	Data Setup to Write End	9		12 —	15 —	ns
tнd	Data Hold from Write End	0		0 —	0 —	ns
tHZWE <sup>(3)</sup>	WE LOW to High-Z Output		9	— 12	— 20	ns
tlzwe <sup>(3)</sup>	WE HIGH to Low-Z Output	3		5 —	5 —	ns

## WRITE CYCLE SWITCHING CHARACTERISTICS<sup>(1,2)</sup> (Over Operating Range)

Notes:

1. Test conditions for IS61WV6416LL assume signal transition times of 1.5ns or less, timing reference levels of 1.25V, input pulse levels of 0.4V to VDD-0.3V and output loading specified in Figure 1a.


2. Tested with the load in Figure 1b. Transition is measured ±500 mV from steady-state voltage. Not 100% tested.

3. The internal write time is defined by the overlap of CE LOW and WE LOW. All signals must be in valid states to initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the write.




## **AC WAVEFORMS**

## WRITE CYCLE NO. $1^{(1,2)}$ ( $\overline{CE}$ Controlled, $\overline{OE}$ = HIGH or LOW)








WRITE CYCLE NO. 2<sup>(1,2)</sup> (WE Controlled: OE is HIGH During Write Cycle)

Notes:

- 1. The internal write time is defined by the overlap of CE LOW and WE LOW. All signals must be in valid states to initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the Write.
- 2. I/O will assume the High-Z state if  $\overline{OE}$  > VIH.

### WRITE CYCLE NO. 3 (WE Controlled: OE is LOW During Write Cycle)





## HIGH SPEED (IS61WV5128ALL/BLL)

## DATA RETENTION SWITCHING CHARACTERISTICS (2.4V-3.6V)

Symbol	Parameter	Test Condition	Options	Min.	<b>Typ.</b> <sup>(1)</sup>	Max.	Unit
Vdr	VDD for Data Retention	See Data Retention Waveform		2.0	_	3.6	V
DR	R Data Retention Current	$V_{DD} = 2.0V, \overline{CE} \ge V_{DD} - 0.2V$	Com.	_	2	6	mA
			Ind. Auto.	—	—	8 15	
tsdr	Data Retention Setup Time	See Data Retention Waveform		0	_	_	ns
<b>t</b> rdr	Recovery Time	See Data Retention Waveform		trc	_	_	ns


**Note 1**: Typical values are measured at VDD = 3.0V, TA = 25°C and not 100% tested.

### DATA RETENTION SWITCHING CHARACTERISTICS (1.65V-2.2V)

Symbol	Parameter	Test Condition	Options	Min.	<b>Typ.</b> <sup>(1)</sup>	Max.	Unit
Vdr	VDD for Data Retention	See Data Retention Waveform		1.2	_	3.6	V
<b>D</b> R	Data Retention Current	$V_{DD} = 1.2V, \overline{CE} \ge V_{DD} - 0.2V$	Com.	_	2	6	mA
			Ind.	_	_	8	
tsdr	Data Retention Setup Time	See Data Retention Waveform		0	_	_	ns
trdr	Recovery Time	See Data Retention Waveform		trc	_	_	ns

Note 1: Typical values are measured at VDD = 1.8V, TA = 25°C and not 100% tested.

## DATA RETENTION WAVEFORM (CE Controlled)





# LOW POWER (IS61WV5128ALS/BLS)

## DATA RETENTION SWITCHING CHARACTERISTICS (2.4V-3.6V)

Symbol	Parameter	Test Condition	Options	Min.	Typ. <sup>(1)</sup>	Max.	Unit
Vdr	VDD for Data Retention	See Data Retention Waveform		2.0	_	3.6	V
Idr	Data Retention Current	$V_{DD} = 2.0V, \overline{CE} \ge V_{DD} - 0.2V$	Com.	_	0.2	1	mA
			Ind. Auto.	_	—	2 10	
tSDR	Data Retention Setup Time	See Data Retention Waveform		0	_	_	ns
trdr	Recovery Time	See Data Retention Waveform		trc	_	_	ns


Note 1: Typical values are measured at VDD = 3.0V, TA = 25°C and not 100% tested.

## DATA RETENTION SWITCHING CHARACTERISTICS (1.65V-2.2V)

Symbol	Parameter	Test Condition	Options	Min.	Typ. <sup>(1)</sup>	Max.	Unit
VDR	VDD for Data Retention	See Data Retention Waveform	-	1.2	_	3.6	V
<b>D</b> R	Data Retention Current	$V_{DD} = 1.2V, \overline{CE} \ge V_{DD} - 0.2V$	Com.	_	0.2	1	mA
			Ind.	_	_	2	
<b>t</b> sdr	Data Retention Setup Time	See Data Retention Waveform		0	_	_	ns
<b>t</b> rdr	Recovery Time	See Data Retention Waveform		trc	_	_	ns

Note 1: Typical values are measured at VDD = 1.8V, TA = 25°C and not 100% tested.

## DATA RETENTION WAVEFORM (CE Controlled)





### **ORDERING INFORMATION (HIGH SPEED)**

## Commercial Range: 0°C to +70°C Voltage Range: 2.4V to 3.6V

Speed (ns)	Order Part No.	Package	
10 (8¹)	IS61WV5128BLL-10TL	TSOP (Type II), Lead-free	

Note:

1. Speed = 8ns for VDD =  $3.3V \pm 5\%$ . Speed = 10ns for VDD = 2.4V to 3.6V.

### Industrial Range: -40°C to +85°C

### Voltage Range: 2.4V to 3.6V

Speed (ns)	Order Part No.	Package
10 (8 <sup>1</sup> )	IS61WV5128BLL-10BI	36-ball mini BGA (6mm x 8mm)
	IS61WV5128BLL-10BLI	36-ball mini BGA (6mm x 8mm), Lead-free
	IS61WV5128BLL-10TI	TSOP (Type II)
	IS61WV5128BLL-10TLI	TSOP (Type II), Lead-free
	IS61WV5128BLL-10KLI	400-mil Plastic SOJ, Lead-free

Note:

1. Speed = 8ns for  $V_{DD}$  = 3.3V  $\pm$  5%. Speed = 10ns for  $V_{DD}$  = 2.4V to 3.6V.

## Industrial Range: -40°C to +85°C

## Voltage Range: 1.65V to 2.2V

Speed (ns)	Order Part No.	Package
20	IS61WV5128ALL-20BI	36-ball mini BGA (6mm x 8mm)
	IS61WV5128ALL-20TI	TSOP (Type II)

# Automotive Range: -40°C to +125°C


Voltage Range: 2.4V to 3.6V

Speed (ns)	Order Part No.	Package
10	IS64WV5128BLL-10BA3	36-ball mini BGA (6mm x 8mm)
	IS64WV5128BLL-10BLA3	36-ball mini BGA (6mm x 8mm), Lead-free
	IS64WV5128BLL-10CTA3	TSOP (Type II), Copper Leadframe
	IS64WV5128BLL-10CTLA3	TSOP (Type II), Copper Leadframe
		Lead-free



## ORDERING INFORMATION (LOW POWER) Industrial Range: -40°C to +85°C Voltage Range: 2.4V to 3.6V


Speed (ns)	Order Part No.	Package
25	IS61WV5128BLS-25TLI	TSOP (Type II), Lead-free




Integrated Silicon Solution, Inc. — www.issi.com Rev. I 08/10/09








#### Integrated Silicon Solution, Inc. — www.issi.com Rev. I 08/10/09






## IS61WV5128ALL/ALS, IS61WV5128BLL/BLS IS64WV5128BLL/BLS




Integrated Silicon Solution, Inc. — www.issi.com Rev. I 08/10/09









Integrated Silicon Solution, Inc. — www.issi.com Rev. I 08/10/09