

dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X, and PIC24EPXXXGP/MC20X

16-bit Microcontrollers and Digital Signal Controllers (up to 512 KB Flash and 48 KB SRAM) with High-Speed PWM, Op amps, and Advanced Analog

Operating Conditions

- 3.0V to 3.6V, -40°C to +85°C, DC to 70 MIPS
- 3.0V to 3.6V, -40°C to +125°C, DC to 60 MIPS

Core: 16-bit dsPIC33E/PIC24E CPU

- Code-efficient (C and Assembly) architecture
- Two 40-bit wide accumulators
- Single-cycle (MAC/MPY) with dual data fetch
- · Single-cycle mixed-sign MUL plus hardware divide
- 32-bit multiply support

Clock Management

- 0.9% internal oscillator
- · Programmable PLLs and oscillator clock sources
- Fail-Safe Clock Monitor (FSCM)
- Independent Watchdog Timer (WDT)
- Fast wake-up and start-up

Power Management

- · Low-power management modes (Sleep, Idle, Doze)
- · Integrated Power-on Reset and Brown-out Reset
- 0.6 mA/MHz dynamic current (typical)
- 30 µA IPD current (typical)

High-Speed PWM

- · Up to three PWM pairs with independent timing
- · Dead time for rising and falling edges
- 7.14 ns PWM resolution
- PWM support for:
 - DC/DC, AC/DC, Inverters, PFC, Lighting
 - BLDC, PMSM, ACIM, SRM
- Programmable Fault inputs
- · Flexible trigger configurations for ADC conversions

Advanced Analog Features

- ADC module:
 - Configurable as 10-bit, 1.1 Msps with four S&H or 12-bit, 500 ksps with one S&H
 - Six analog inputs on 28-pin devices and up to 16 analog inputs on 64-pin devices
- · Flexible and independent ADC trigger sources
- Up to three Op amp/Comparators with direct connection to the ADC module:
 - Additional dedicated comparator
 - Programmable references with 32 voltage points
- Charge Time Measurement Unit (CTMU):
 - Supports mTouch™ capacitive touch sensing
 - Provides high-resolution time measurement (1 ns)
 - On-chip temperature measurement

Packages

Timers/Output Compare/Input Capture

- · 12 general purpose timers:
 - Five 16-bit and up to two 32-bit timers/counters
 - Four OC modules configurable as timers/counters
 - PTG module with two configurable timers/counters
 - 32-bit Quadrature Encoder Interface (QEI) module configurable as a timer/counter
- · Four IC modules
- · Peripheral Pin Select (PPS) to allow function remap
- Peripheral Trigger Generator (PTG) for scheduling complex sequences

Communication Interfaces

- Two UART modules (17.5 Mbps)
- With support for LIN 2.0 protocols and IrDA[®]
 Two 4-wire SPI modules (15 Mbps)
- ECAN™ module (1 Mbaud) CAN 2.0B support
- Two l²C[™] modules (up to 1 Mbaud) with SMBus support
- PPS to allow function remap
- Programmable Cyclic Redundancy Check (CRC)

Direct Memory Access (DMA)

- · 4-channel DMA with user-selectable priority arbitration
- UART, SPI, ADC, ECAN, IC, OC, and Timers

Input/Output

- Sink/Source 15 mA or 10 mA, pin-specific for standard VOH/VOL, up to 22 or 14 mA, respectively for non-standard VOH1
- 5V-tolerant pins
- Selectable open drain, pull-ups, and pull-downs
- Up to 5 mA overvoltage clamp current
- External interrupts on all I/O pins

Qualification and Class B Support

- AEC-Q100 REVG (Grade 1 -40°C to +125°C) planned
- AEC-Q100 REVG (Grade 0 -40°C to +150°C) planned
- Class B Safety Library, IEC 60730

Debugger Development Support

- · In-circuit and in-application programming
- · Two program and two complex data breakpoints
- · IEEE 1149.2-compatible (JTAG) boundary scan
- · Trace and run-time watch

Туре	SPDIP	SOIC	SSOP	QFN-S	QI	FN	VT	'LA	τc	FP
Pin Count	28	28	28	28	44	64	36	44	44	64
I/O Pins	21	21	21	21	35	53	25	35	35	53
Contact Lead/Pitch	.100"	1.27	0.65	0.65	0.65	0.50	0.	50	0.	50
Dimensions	1.365x.240x.120"	17.9x7.50x2.05	10.50x7.80x2	6x6x0.9	8x8x0.9	9x9x.9	5x5x0.5	6x6x0.5	10x	10x1

Note: All dimensions are in millimeters (mm) unless specified.

dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X, AND PIC24EPXXXGP/MC20X PRODUCT FAMILIES

The device names, pin counts, memory sizes, and peripheral availability of each device are listed in Table 1 (General Purpose Families) and Table 2 (Motor Control Families). Their pinout diagrams appear on the following pages.

	s)	(se			Rei	nappa	ble Pe	eriphe	rals				(
Device	Page Erase Size (Instructions)	Program Flash Memory (Kbytes)	RAM (Kbyte)	16-bit/32-bit Timers	Input Capture	Output Compare	UART	(5) SPI	ECAN TM Technology	External Interrupts ⁽³⁾	I²C™	CRC Generator	10-bit/12-bit ADC (Channels)	Op amps/Comparators	СТМИ	РТС	I/O Pins	Pins	Packages
PIC24EP32GP202	512	32	4																
PIC24EP64GP202	1024	64	8																SPDIP,
PIC24EP128GP202	1024	128	16	5	4	4	2	2	—	3	2	1	6	2/3 ⁽¹⁾	Yes	Yes	21	28	SOIC, SSOP ⁽⁴⁾ ,
PIC24EP256GP202	1024	256	32																QFN-S
PIC24EP512GP202	1024	512	48																
PIC24EP32GP203	512	32	4	5	4	4	2	2		3	2	1	8	3/4	Yes	Yes	25	36	VTLA
PIC24EP64GP203	1024	64	8	5	t	4	2	2		5	2	1	0	3/4	165	165	25	30	VILA
PIC24EP32GP204	512	32	4																
PIC24EP64GP204	1024	64	8																VTLA ⁽⁴⁾ .
PIC24EP128GP204	1024	128	16	5	4	4	2	2	—	3	2	1	9	3/4	Yes	Yes	35	44	TQFP,
PIC24EP256GP204	1024	256	32																QFN
PIC24EP512GP204	1024	512	48																
PIC24EP64GP206	1024	64	8																
PIC24EP128GP206	1024	128	16	5	4	4	2	2		3	2	1	16	3/4	Yes	Yes	53	64	TQFP,
PIC24EP256GP206	1024	256	32	5	4	4	2	2	_	3	2	'	10	3/4	res	res	55	04	QFN
PIC24EP512GP206	1024	512	48																
dsPIC33EP32GP502	512	32	4																
dsPIC33EP64GP502	1024	64	8																SPDIP,
dsPIC33EP128GP502	1024	128	16	5	4	4	2	2	1	3	2	1	6	2/3(1)	Yes	Yes	21	28	SOIC, SSOP ⁽⁴⁾ ,
dsPIC33EP256GP502	1024	256	32																QFN-S
dsPIC33EP512GP502	1024	512	48																
dsPIC33EP32GP503	512	32	4	-			~	•		•	~		•	0/4	×	×	0.5) (T L A
dsPIC33EP64GP503	1024	64	8	5	4	4	2	2	1	3	2	1	8	3/4	Yes	Yes	25	36	VTLA
dsPIC33EP32GP504	512	32	4																
dsPIC33EP64GP504	1024	64	8																VTLA ⁽⁴⁾ .
dsPIC33EP128GP504	1024	128	16	5	4	4	2	2	1	3	2	1	9	3/4	Yes	Yes	35	44	TQFP,
dsPIC33EP256GP504	1024	256	32																QFN
dsPIC33EP512GP504	1024	512	48																
dsPIC33EP64GP506	1024	64	8									l	l	1					
dsPIC33EP128GP506	1024	128	16	_			_			_	_		10	0/4	×	×			TQFP,
dsPIC33EP256GP506	1024	256	32	5	4	4	2	2	1	3	2	1	16	3/4	Yes	Yes	53	64	QFN
dsPIC33EP512GP506	1024	512	48																

TABLE 1: dsPIC33EPXXXGP50X and PIC24EPXXXGP20X GENERAL PURPOSE FAMILIES

Note 1: On 28-pin devices, Comparator 4 does not have external connections. Refer to Section 25.0 "Op amp/Comparator Module" for details.

2: Only SPI2 is remappable.

3: INT0 is not remappable.

4: The SSOP and VTLA packages are not available for devices with 512 KB of memory.

TABLE 2: dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X MOTOR CONTROL FAMILIES

Normal conduct Normal conduct Normal conduct Normal conduct Normal conduct Solid con	FA	MILI	ES											-	-	-		-			-	
PIC24EP32MC202 512 32 4 4 6 1 2 2 - 3 2 1 6 2/3(1) Yes Yes 21 28 SPDIP SOIC SOPE PIC24EP32MC202 1024 128 16 5 4 4 6 1 2 2 - 3 2 1 6 2/3(1) Yes Yes 21 28 SPDIP SOIC SOPE PIC24EP54MC202 1024 512 32 4 6 1 2 2 - 3 2 1 8 3/4 Yes Yes 25 36 VTLA PIC24EP64MC204 1024 64 8 5 4 4 6 1 2 2 - 3 2 1 8 3/4 Yes Yes 25 36 VTLA PIC24EP64MC204 1024 128 16 5 4 4 6 1 2 2 - 3 2 1 9 3/4 Yes Yes 53 64		()	(se			1	Rei	mappa	ble P	eriphe	erals					_						
PIC24EP64MC202 1024 64 8 PIC24EP128MC202 1024 128 16 1 2 2 - 3 2 1 6 2/3 ⁽¹⁾ Yes Yes 21 28 SPDIP SOIC OFN-S PIC24EP536MC202 1024 512 32 4 4 6 1 2 2 - 3 2 1 6 2/3 ⁽¹⁾ Yes Yes 21 28 SPDIP SOIC OFN-S PIC24EP532MC202 1024 64 8 5 4 4 6 1 2 2 - 3 2 1 8 3/4 Yes Yes 25 36 VTLA PIC24EP64MC204 1024 64 8 5 4 6 1 2 2 - 3 2 1 8 3/4 Yes Yes 25 36 VTLA ⁽⁵⁾ PIC24EP64MC204 1024 128 16 1 2 2 - 3 2 1 16 3/4 Yes Yes 53	Device	Page Erase Size (Instructions	Program Flash Memory (Kbyt	RAM (Kbytes)	16-bit/32-bit Timers	Input Capture	Output Compare	Motor Control PWM ⁽⁴⁾ (Channels)	Quadrature Encoder Interface	UART	SPI ⁽²⁾	ECAN™ Technology	External Interrupts ⁽³⁾	I ² C TM	CRC Generator	10-bit/12-bit ADC (Channels)	Op amps/Comparators	CTMU	PTG	I/O Pins	Pins	Packages
Notice Note	PIC24EP32MC202	512	32	4																		
PIC24EP128MC202 1024 128 16 5 4 4 6 1 2 2 - 3 2 1 6 2/3** Yes	PIC24EP64MC202	1024	64	8																		SPDIP,
PIC24EP256MC202 1024 256 32 QFN-S PIC24EP512MC203 512 32 4 5 4 4 6 1 2 2 3 2 1 8 3/4 Yes Y	PIC24EP128MC202	1024	128	16	5	4	4	6	1	2	2	_	3	2	1	6	2/3 ⁽¹⁾	Yes	Yes	21	28	SOIC,
PIC24EP512MC202 1024 512 48 4 6 1 2 2 - 3 2 1 8 3/4 Yes Yes 25 36 VTLA PIC24EP32MC203 512 32 4 8 5 4 4 6 1 2 2 - 3 2 1 8 3/4 Yes Yes 25 36 VTLA PIC24EP32MC204 1024 64 8 7 4 6 1 2 2 - 3 2 1 8 3/4 Yes Yes 25 36 VTLA PIC24EP32MC204 1024 1024 16 5 4 4 6 1 2 2 - 3 2 1 9 3/4 Yes Yes 35 44 TOFP, QFN PIC24EP128MC204 1024 56 32 7 3 2 1 16 3/4 Yes Yes 53 64 TOFP, QFN24EP512MC206 1024	PIC24EP256MC202	1024	256	32																		QFN-S
PIC24EP64MC203 1024 64 8 5 4 4 6 1 2 2 - 3 2 1 8 3/4 Yes Yes 25 36 VILA PIC24EP32MC204 512 32 4 4 6 1 2 2 - 3 2 1 8 3/4 Yes Yes 25 36 VILA PIC24EP32MC204 1024 64 8 5 4 4 6 1 2 2 - 3 2 1 9 3/4 Yes Yes 25 36 VILA PIC24EP128MC204 1024 512 4 4 6 1 2 2 - 3 2 1 9 3/4 Yes Yes 35 44 TOFP, PIC24EP512MC206 1024 54 8 4 6 1 2 2 - 3 2 1 16 3/4 Yes Yes 53 64 TOFP, PIC24EP	PIC24EP512MC202	1024	512	48																		
PIC24EP64MC203 1024 64 8 5 4 4 6 1 2 2 - 3 2 1 8 3/4 Yes Yes 25 36 VILA PIC24EP32MC204 512 32 4 4 6 1 2 2 - 3 2 1 8 3/4 Yes Yes 25 36 VILA PIC24EP32MC204 1024 64 8 5 4 4 6 1 2 2 - 3 2 1 9 3/4 Yes Yes 25 36 VILA PIC24EP512MC204 1024 512 48 4 6 1 2 2 - 3 2 1 9 3/4 Yes Yes 35 44 TOFP, PIC24EP512MC206 1024 54 8 4 6 1 2 2 - 3 2 1 16 3/4 Yes Yes 53 64 TOFP, PIC24EP		512	32	4	-		l .		,	_	-		6	6			.			0 -		
PIC24EP32MC204 512 32 4 4 6 1 2 2 - 3 2 1 9 3/4 Yes Yes 35 44 VTLA ⁽⁵) PIC24EP128MC204 1024 128 16 5 4 4 6 1 2 2 - 3 2 1 9 3/4 Yes Yes 35 44 TOFP, QFN PIC24EP512MC204 1024 512 48 8 - 1 2 2 - 3 2 1 9 3/4 Yes Yes 35 44 TOFP, QFN PIC24EP512MC206 1024 64 8 - 1 2 2 - 3 2 1 16 3/4 Yes 53 64 TOFP, QFN PIC24EP512MC206 1024 512 48 6 1 2 2 - 3 2 1 16 3/4 Yes 53 64 TOFP, QFN QFN224EP512MC202 1024 512 32					5	4	4	6	1	2	2	—	3	2	1	8	3/4	Yes	Yes	25	36	VTLA
PIC24EP64MC204 1024 64 8 PIC24EP128MC204 1024 128 16 5 4 4 6 1 2 2 - 3 2 1 9 3/4 Yes Yes 35 44 VTLA(5 PIC24EP128MC204 1024 512 48 4 6 1 2 2 - 3 2 1 9 3/4 Yes Yes 35 44 VTLA(5 PIC24EP512MC204 1024 512 48 4 6 1 2 2 - 3 2 1 9 3/4 Yes Yes 35 44 YTLA(5 PIC24EP512MC206 1024 5 4 4 6 1 2 2 - 3 2 1 16 3/4 Yes Yes 5 4 4 6 1 2 2 - 3 2 1 16 3/4 Yes Yes Yes Yes Yes Yes Yes Yes Yes			-																			
PIC24EP128MC204 1024 128 16 5 4 4 6 1 2 2 - 3 2 1 9 3/4 Yes Yes 35 44 TOFP QFN PIC24EP256MC204 1024 512 48 4 6 1 2 2 - 3 2 1 9 3/4 Yes Yes 35 44 TOFP QFN PIC24EP550MC204 1024 512 48 6 1 2 2 - 3 2 1 9 3/4 Yes Yes 35 44 TOFP QFN PIC24EP512MC206 1024 64 8 7 4 6 1 2 2 - 3 2 1 16 3/4 Yes Yes 53 64 TQFP QFN PIC24EP512MC206 1024 512 32 4 4 6 1 2 2 - 3 2 1 6 2/3 ⁽¹⁾ Yes Yes 53 64 SPIC33EP128MC202 1																						کر _{۲۱ ∧} (5)
PIC24EP256MC204 1024 256 32 PIC24EP512MC204 1024 512 48 PIC24EP512MC206 1024 64 8 PIC24EP128MC206 1024 128 16 PIC24EP512MC206 1024 256 32 PIC24EP512MC206 1024 256 32 PIC24EP512MC206 1024 256 32 PIC24EP512MC206 1024 256 32 PIC24EP512MC206 1024 512 48 dsPIC33EP32MC202 512 32 4 dsPIC33EP128MC202 1024 64 8 dsPIC33EP512MC202 1024 16 5 4 4 6 1 2 2 - 3 2 1 6 2/3 ⁽¹⁾ Yes Yes 21 28 SPDIP Solic 32 4 4 6 1 2 2 - 3 2 1 6 2/3 ⁽¹⁾ Yes Yes 21 28 SPDIP Solic 32 4			-		5	4	4	6	1	2	2	_	3	2	1	9	3/4	Yes	Yes	35	44	
PIC24EP512MC204 1024 512 48 A					Ũ	•		Ũ	•	-	-		Ũ	-		Ű	0. 1					
PIC24EP64MC206 1024 64 8 PIC24EP128MC206 1024 128 16 1 2 2 - 3 2 1 16 3/4 Yes Yes 53 64 TQFP, QFN PIC24EP128MC206 1024 256 32 4 4 6 1 2 2 - 3 2 1 16 3/4 Yes Yes 53 64 TQFP, QFN PIC24EP512MC206 1024 512 4 4 6 1 2 2 - 3 2 1 16 3/4 Yes Yes 53 64 TQFP, QFN DIC34EP512MC202 1024 512 4 4 6 1 2 2 - 3 2 1 16 3/4 Yes Yes 53 64 TQFP, QFN dsPIC33EP64MC202 1024 64 8 5 4 4 6 1 2 2 - 3 2 1 6 2/3(1) Yes Yes																						
PIC24EP128MC206 1024 128 16 1 2 2 - 3 2 1 16 3/4 Yes Yes 53 64 TGPP, QFN PIC24EP512MC206 1024 512 48 4 6 1 2 2 3 2 1 16 3/4 Yes Yes 53 64 TGPP, QFN InclaseP32MC202 512 32 4 4 6 1 2 2 3 2 1 16 3/4 Yes Yes 53 64 TGPP, QFN dsPIC33EP32MC202 512 32 4 4 6 1 2 2 3 2 1 66 2/3 ⁽¹⁾ Yes Yes 21 28 SPDIP GsPIC33EP32MC202 1024 512 48 6 1 2 2 3 2 1 6 2/3 ⁽¹⁾ Yes Yes 21 28 SPDIP GdsPIC33EP512MC202 1024 512 4																						
PIC24EP256MC206 1024 256 32 4 4 6 1 2 2 - 3 2 1 16 3/4 Yes Yes 53 64 QFN PIC24EP512MC206 1024 512 48 4 6 1 2 2 - 3 2 1 16 3/4 Yes Yes 53 64 QFN QFN24EP512MC206 1024 512 48 4 6 1 2 2 - 3 2 1 16 3/4 Yes Yes 53 64 QFN dsPIC33EP32MC202 1024 64 8 5 4 4 6 1 2 2 - 3 2 1 6 2/3(1) Yes Yes 21 28 SPDIP GSPIC33EP32MC202 1024 512 48 5 4 6 1 2 2 - 3 2 1 6 2/3(1) Yes Yes 21 28 SPDIP			-																			тогр
$\frac{1}{PIC24EP512MC206} = 1024 + 256 + 32 + 48 + 4 + 6 + 1 + 2 + 2 + 32 + 32 + 1 + 6 + 236 + 256 + 32 + 48 + 4 + 6 + 1 + 2 + 2 + 326$					5	4	4	6	1	2	2	—	3	2	1	16	3/4	Yes	Yes	53	64	
dsPIC33EP32MC202 512 32 4 dsPIC33EP64MC202 1024 64 8 dsPIC33EP128MC202 1024 16 8 dsPIC33EP128MC202 1024 128 16 dsPIC33EP128MC202 1024 128 16 dsPIC33EP128MC202 1024 128 16 dsPIC33EP128MC202 1024 512 48 dsPIC33EP128MC203 1024 512 48 dsPIC33EP32MC203 512 32 4 6 1 2 2 - 3 2 1 8 3/4 Yes Yes 25 36 VTLA																						
dsPIC33EP64MC202 1024 64 8 dsPIC33EP128MC202 1024 128 16 dsPIC33EP128MC202 1024 128 16 dsPIC33EP128MC202 1024 128 16 dsPIC33EP128MC202 1024 256 32 dsPIC33EP128MC202 1024 512 48 dsPIC33EP128MC203 512 32 dsPIC33EP32MC203 512 32 dsPIC33EP64MC203 1024 64 8				-																		
dsPIC33EP128MC202 1024 128 16 5 4 4 6 1 2 2 - 3 2 1 6 2/3 ⁽¹⁾ Yes Yes 21 28 SOIC SOP(5 QFN-S) dsPIC33EP128MC202 1024 256 32 - - - 3 2 1 6 2/3 ⁽¹⁾ Yes Yes 21 28 SOIC SOP(5) dsPIC33EP512MC202 1024 512 48 - - - 3 2 1 8 3/4 Yes Yes 21 28 SOIC SOP(5) dsPIC33EP512MC203 512 32 4 4 6 1 2 2 - 3 2 1 8 3/4 Yes Yes 25 36 VTLA dsPIC33EP64MC203 1024 64 8 5 4 4 6 1 2 2 - 3 2 1 8 3/4 Yes Yes 25 36 VTLA																						SPDIP
dsPIC33EP256MC202 1024 256 32 dsPIC33EP512MC202 1024 512 48 dsPIC33EP512MC203 512 32 4 dsPIC33EP64MC203 1024 64 8			-		5	4	4	6	1	2	2		2	2	1	6	2/2(1)	Voo	Voo	21	20	SOIC,
dsPIC33EP512MC202 1024 512 48					5	4	4	0	1	2	2	_	3	2	'	0	2/3. /	res	ies	21	20	SSOP ⁽⁵⁾ ,
dsPIC33EP32MC203 512 32 4 6 1 2 2 - 3 2 1 8 3/4 Yes Yes 25 36 VTLA																						QEN-S
dsPIC33EP64MC203 1024 64 8 5 4 4 6 1 2 2 - 3 2 1 8 3/4 Yes Yes 25 36 VTLA				-		-		-														
					5	4	4	6	1	2	2	_	3	2	1	8	3/4	Yes	Yes	25	36	VTLA
dsPIC33EP32MC204 512 32 4			-	-																		
			-																			
			-		-			•		~	•		~	~		•	0/4		N/ I	05		VTLA ⁽⁵⁾ ,
					5	4	4	6	1	2	2	_	3	2	1	9	3/4	res	Yes	35	44	TQFP, OEN
USF1C35LF2501VIC204 1024 230 32																						Gerne
dsPIC33EP512MC204 1024 512 48																						
dsPIC33EP64MC206 1024 64 8			-																			
					5	4	4	6	1	2	2	_	3	2	1	16	3/4	Yes	Yes	53	64	TQFP,
dsPIC33EP256MC206 1024 256 32																						QEN
dsPIC33EP512MC206 1024 512 48				-																		
dsPIC33EP32MC502 512 32 4			-																			0.05.15
			-																			SPDIP,
USPIC35EP120MC502 1024 120 10 5 4 4 0 1 2 2 1 5 2 1 0 2/3 ⁽⁷⁾ Tes tes 21 20 ssop(5					5	4	4	6	1	2	2	1	3	2	1	6	2/3(1)	Yes	Yes	21	28	SSOP ⁽⁵⁾ ,
dsPIC33EP256MC502 1024 256 32 QFN-5				-																		QFN-S
dsPIC33EP512MC502 1024 512 48				-																		
dsPIC33EP32MC503 512 32 4 5 4 4 6 1 2 2 1 3 2 1 8 3/4 Yes Yes 25 36 VTLA	dsPIC33EP32MC503	512	32	4	5	4	4	6	1	2	2	1	3	2	1	8	3/4	Yes	Yes	25	36	VTLA
dsPIC33EP64MC503 1024 64 8 6 7 7 6 7 2 2 7 6 2 7 6 3 2 7 6 7 2 2 7 6 7 7 7 7 7 7 7 7 7 7 7 7	dsPIC33EP64MC503	1024	64	8				Ĭ		_	_			_		Ŭ						

 Note
 1:
 On 28-pin devices, Comparator 4 does not have external connections. Refer to Section 25.0 "Op amp/Comparator Module" for details.

 2:
 Only SPI2 is remappable.

3: INT0 is not remappable.

Conty the PWM Faults are remappable.
 The SSOP and VTLA packages are not available for devices with 512 KB of memory.

TABLE 2: dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X MOTOR CONTROL FAMILIES (CONTINUED)

			•			,															
	(s)				Re	mappa	ble P	eriphe	erals											
Device	Page Erase Size (Instructions)	Program Flash Memory (Kbytes)	RAM (Kbytes)	16-bit/32-bit Timers	Input Capture	Output Compare	Motor Control PWM ⁽⁴⁾ (Channels)	Quadrature Encoder Interface	UART	SPI ⁽²⁾	ECAN TM Technology	External Interrupts ⁽³⁾	I ² C TM	CRC Generator	10-bit/12-bit ADC (Channels)	Op amps/Comparators	CTMU	PTG	I/O Pins	Pins	Packages
dsPIC33EP32MC504	512	32	4																		
dsPIC33EP64MC504	1024	64	8																		VTLA ⁽⁵⁾ ,
dsPIC33EP128MC504	1024	128	16	5	4	4	6	1	2	2	1	3	2	1	9	3/4	Yes	Yes	35	44	TQFP,
dsPIC33EP256MC504	1024	256	32																		QFN
dsPIC33EP512MC504	1024	512	48																		
dsPIC33EP64MC506	1024	64	8																		
dsPIC33EP128MC506	1024	128	16	5	4	4	6	1	2	2	1	3	2	1	16	3/4	Yes	Yes	53	64	TQFP,
dsPIC33EP256MC506	1024	256	32	5	+	-	0	1	2	2		5	2	1	10	5/4	165	165	55	04	QFN
dsPIC33EP512MC506	1024	512	48																		

Note 1: On 28-pin devices, Comparator 4 does not have external connections. Refer to Section 25.0 "Op amp/Comparator Module" for details.
 Only SPI2 is remappable.


3: INTO is not remappable.

4: Only the PWM Faults are remappable.

5: The SSOP and VTLA packages are not available for devices with 512 KB of memory.


dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X, AND PIC24EPXXXGP/MC20X


Pin Diagrams





^{© 2011-2012} Microchip Technology Inc.

dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X, AND PIC24EPXXXGP/MC20X












© 2011-2012 Microchip Technology Inc.



DS70657F-page 10




© 2011-2012 Microchip Technology Inc.




DS70657F-page 12

dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X, AND PIC24EPXXXGP/MC20X


Pin Diagrams (Continued)



© 2011-2012 Microchip Technology Inc.





DS70657F-page 14



© 2011-2012 Microchip Technology Inc.


dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X, AND PIC24EPXXXGP/MC20X






^{© 2011-2012} Microchip Technology Inc.

dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X, AND PIC24EPXXXGP/MC20X



dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X, AND PIC24EPXXXGP/MC20X



^{© 2011-2012} Microchip Technology Inc.

Table of Contents

1.0	Device Overview	
2.0	Guidelines for Getting Started with 16-bit Digital Signal Controllers and Microcontrollers	27
3.0	CPU	
4.0	Memory Organization	43
5.0	Flash Program Memory	117
6.0	Resets	121
7.0	Interrupt Controller	125
8.0	Direct Memory Access (DMA)	137
9.0	Oscillator Configuration	151
10.0	Power-Saving Features	161
11.0	I/O Ports	171
12.0	Timer1	203
13.0	Timer2/3 and Timer4/5	207
14.0	Input Capture	
15.0	Output Compare	
16.0	High-Speed PWM Module (dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X Devices Only)	
17.0	······································	
18.0	Serial Peripheral Interface (SPI)	
19.0	Inter-Integrated Circuit™ (I ² C™)	
20.0	Universal Asynchronous Receiver Transmitter (UART)	
21.0	Enhanced CAN (ECAN™) Module (dsPIC33EPXXXGP/MC50X Devices Only)	
22.0	Charge Time Measurement Unit (CTMU)	
23.0	10-bit/12-bit Analog-to-Digital Converter (ADC)	
24.0	Peripheral Trigger Generator (PTG) Module	
25.0	Op amp/Comparator Module	
26.0	Programmable Cyclic Redundancy Check (CRC) Generator	
27.0	Special Features	
28.0	Instruction Set Summary	
29.0	Development Support	
30.0	Electrical Characteristics	
31.0	DC and AC Device Characteristics Graphs	
	Packaging Information	
	ndix A: Revision History	
Index	(499

TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at docerrors@microchip.com or fax the Reader Response Form in the back of this data sheet to (480) 792-4150. We welcome your feedback.

Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000A is version A of document DS30000).

Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Web site; http://www.microchip.com
- Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using.

Customer Notification System

Register on our web site at www.microchip.com to receive the most current information on all of our products.

Referenced Sources

This device data sheet is based on the following individual chapters of the *"dsPIC33E/PIC24E Family Reference Manual"*. These documents should be considered as the general reference for the operation of a particular module or device feature.

Note 1: To access the documents listed below, browse to the documentation section of the dsPIC33EP64MC506 product page of the Microchip web site (www.microchip.com) or select a family reference manual section from the following list.

> In addition to parameters, features, and other documentation, the resulting page provides links to the related family reference manual sections.

- Section 1. "Introduction" (DS70573)
- Section 2. "CPU" (DS70359)
- Section 3. "Data Memory" (DS70595)
- Section 4. "Program Memory" (DS70613)
- Section 5. "Flash Programming" (DS70609)
- Section 6. "Interrupts" (DS70600)
- Section 7. "Oscillator" (DS70580)
- Section 8. "Reset" (DS70602)
- Section 9. "Watchdog Timer and Power-Saving Modes" (DS70615)
- Section 10. "I/O Ports" (DS70598)
- Section 11. "Timers" (DS70362)
- Section 12. "Input Capture" (DS70352)
- Section 13. "Output Compare" (DS70358)
- Section 14. "High-Speed PWM" (DS70645)
- Section 15. "Quadrature Encoder Interface (QEI)" (DS70601)
- Section 16. "Analog-to-Digital Converter (ADC)" (DS70621)
- Section 17. "UART" (DS70582)
- Section 18. "Serial Peripheral Interface (SPI)" (DS70569)
- Section 19. "Inter-Integrated Circuit (I²C[™])" (DS70330)
- Section 21. "Enhanced Controller Area Network (ECAN™)" (DS70353)
- Section 22. "Direct Memory Access (DMA)" (DS70348)
- Section 23. "CodeGuard™ Security" (DS70634)
- Section 24. "Programming and Diagnostics" (DS70608)
- Section 26. "Op amp/Comparator" (DS70357)
- Section 27. "Programmable Cyclic Redundancy Check (CRC)" (DS70346)
- Section 30. "Device Configuration" (DS70618)
- Section 32. "Peripheral Trigger Generator (PTG)" (DS70669)
- Section 33. "Charge Time Measurement Unit (CTMU)" (DS70661)

NOTES:

1.0 DEVICE OVERVIEW


- Note 1: This data sheet summarizes the features of the dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X, and PIC24EPXXXGP/MC20X families of devices. It is not intended to be a comprehensive resource. To complement the information in this data sheet, refer to the related section of the "*dsPIC33E/ PIC24E Family Reference Manual*", which is available from the Microchip web site (www.microchip.com)
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

This document contains device-specific information for the dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/ 50X, and PIC24EPXXXGP/MC20X Digital Signal Controller (DSC) and Microcontroller (MCU) devices.

dsPIC33EPXXXMC20X/50X and dsPIC33EPXXXGP50X devices contain extensive Digital Signal Processor (DSP) functionality with a high-performance 16-bit MCU architecture.

Figure 1-1 shows a general block diagram of the core and peripheral modules. Table 1-1 lists the functions of the various pins shown in the pinout diagrams.

FIGURE 1-1: dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X, AND PIC24EPXXXGP/MC20X BLOCK DIAGRAM



© 2011-2012 Microchip Technology Inc.

Pin Name ⁽⁴⁾	Pin Type	Buffer Type	PPS	Description
AN0-AN15	I	Analog	No	Analog input channels.
CLKI	External clock source input. Always associated with OSC1 pin function Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode. Optionally functions as CLKO in RC and EC modes.			
CLKO	0	—	No	Always associated with OSC2 pin function.
OSC1	I	ST/ CMOS	No	Oscillator crystal input. ST buffer when configured in RC mode; CMOS otherwise.
OSC2	I/O	-	No	Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode. Optionally functions as CLKO in RC and EC modes.
REFCLKO	0		Yes	Reference clock output.
IC1-IC4	Ι	ST	Yes	Capture inputs 1 through 4.
OCFA OCFB OC1-OC4	 0	ST ST	Yes No Yes	Compare Fault A input (for Compare channels). Compare Fault B input (for Compare channels). Compare outputs 1 through 4.
INT0 INT1 INT2		ST ST ST	No Yes Yes	External interrupt 0. External interrupt 1. External interrupt 2.
RA0-RA4, RA7-RA12	I/O	ST	No	PORTA is a bidirectional I/O port.
RB0-RB15	I/O	ST	No	PORTB is a bidirectional I/O port.
RC0-RC13, RC15	I/O	ST	No	PORTC is a bidirectional I/O port.
RD5, RD6, RD8	I/O	ST	No	PORTD is a bidirectional I/O port.
RE12-RE15	I/O	ST	No	PORTE is a bidirectional I/O port.
RF0, RF1	I/O	ST	No	PORTF is a bidirectional I/O port.
RG6-RG9	I/O	ST	No	PORTG is a bidirectional I/O port.
T1CK T2CK T3CK T4CK T5CK		ST ST ST ST ST	No Yes No No No	Timer1 external clock input. Timer2 external clock input. Timer3 external clock input. Timer4 external clock input. Timer5 external clock input.
CTPLS CTED1 CTED2	0 	ST ST ST	No No No	CTMU pulse output. CTMU external edge input 1. CTMU external edge input 2.
U1CTS U1RTS U1RX U1RX U1TX BCLK1	 0 0 0	ST — ST — ST	No No Yes Yes No	UART1 clear to send. UART1 ready to send. UART1 receive. UART1 transmit. UART1 IrDA baud clock output.
Legend: CMOS = CM ST = Schmi PPS = Perip Note 1: This pin is a	tt Trigg pheral I	er input v Pin Selec	with CN t	

TABLE 1-1: **PINOUT I/O DESCRIPTIONS**

2: This pin is available on dsPIC33EPXXXGP/MC50X devices only.

3: This is the default Fault on Reset for dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X devices. See Section 16.0 "High-Speed PWM Module (dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X Devices Only)" for more information.

4: Not all pins are available in all packages variants. See the "Pin Diagrams" section for pin availability.

ABLE 1-1: PINC			RIPT	
Pin Name ⁽⁴⁾	Pin Type	Buffer Type	PPS	Description
U2CTS	Ι	ST	No	UART2 clear to send.
U2RTS	0	—	No	UART2 ready to send.
U2RX	I	ST	Yes	UART2 receive.
U2TX	0		Yes	UART2 transmit.
BCLK2	0	ST	No	UART2 IrDA baud clock output.
SCK1	I/O	ST	No	Synchronous serial clock input/output for SPI1.
SDI1		ST	No	SPI1 data in.
SDO1	0		No	SPI1 data out.
SS1	I/O	ST	No	SPI1 slave synchronization or frame pulse I/O.
SCK2	I/O	ST	Yes	Synchronous serial clock input/output for SPI2.
SDI2		ST	Yes	SPI2 data in.
SDO2	0		Yes	SPI2 data out.
SS2	I/O	ST	Yes	SPI2 slave synchronization or frame pulse I/O.
SCL1	I/O	ST	No	Synchronous serial clock input/output for I2C1.
SDA1	I/O	ST	No	Synchronous serial data input/output for I2C1.
ASCL1	I/O	ST	No	Alternate synchronous serial clock input/output for I2C1.
ASDA1	I/O	ST	No	Alternate synchronous serial data input/output for I2C1.
SCL2	I/O	ST	No	Synchronous serial clock input/output for I2C2.
SDA2	I/O	ST	No	Synchronous serial data input/output for I2C2.
ASCL2	I/O	ST	No	Alternate synchronous serial clock input/output for I2C2.
ASDA2	I/O	ST	No	Alternate synchronous serial data input/output for I2C2.
TMS	1	ST	No	JTAG Test mode select pin.
TCK		ST	No	JTAG test clock input pin.
TDI		ST	No	JTAG test data input pin.
TDO	0		No	JTAG test data output pin.
C1RX ⁽²⁾	I	ST	Yes	ECAN1 bus receive pin.
C1TX ⁽²⁾	0	—	Yes	ECAN1 bus transmit pin.
FLT1 ⁽¹⁾ , FLT2 ⁽¹⁾	I	ST	Yes	PWM Fault input 1 and 2.
FLT3 ⁽¹⁾ , FLT4 ⁽¹⁾	I	ST	No	PWM Fault input 3 and 4.
FLT32 ^(1,3)	I	ST	No	PWM Fault input 32 (Class B Fault).
DTCMP1-DTCMP3 ⁽¹⁾	Ι	ST	Yes	PWM Dead Time Compensation Input 1 through 3.
PWM1L-PWM3L ⁽¹⁾	0	—	No	PWM Low Output 1 through 3.
PWM1H-PWM3H ⁽¹⁾	0	—	No	PWM High Output 1 through 3.
SYNCI1 ⁽¹⁾		ST	Yes	PWM Synchronization Input 1.
SYNCO1 ⁽¹⁾	0	—	Yes	PWM Synchronization Output 1.
INDX1 ⁽¹⁾	I	ST	Yes	Quadrature Encoder Index1 Pulse input.
HOME1 ⁽¹⁾	Ι	ST	Yes	Quadrature Encoder Home1 Pulse input.
QEA1 ⁽¹⁾	I	ST	Yes	Quadrature Encoder Phase A input in QEI1 mode. Auxiliary Timer
(4)				External Clock/Gate input in Timer mode.
QEB1 ⁽¹⁾	I	ST	Yes	Quadrature Encoder Phase B input in QEI1 mode. Auxiliary Timer
				External Clock/Gate input in Timer mode.
CNTCMP1 ⁽¹⁾	0	—	Yes	Quadrature Encoder Compare Output 1.
Legend: CMOS = CM				
ST = Schmi				
PPS = Perip	oheral I	Pin Selec	t	TTL = TTL input buffer
Note 1. This nin is a	wailahl	e on dsP	IC33E	PXXXMC20X/50X and PIC24FPXXXMC20X devices only

TABLE 1-1: PINOUT I/O DESCRIPTIONS (CONTINUED)

Note 1: This pin is available on dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X devices only.

2: This pin is available on dsPIC33EPXXXGP/MC50X devices only.

3: This is the default Fault on Reset for dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X devices. See Section 16.0 "High-Speed PWM Module (dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X Devices Only)" for more information.

4: Not all pins are available in all packages variants. See the "Pin Diagrams" section for pin availability.

Pin Name ⁽⁴⁾	Pin Type	Buffer Type	PPS	Description
C1IN1-	Ι	Analog	No	Op amp/Comparator 1 Negative Input 1.
C1IN2-	I.	Analog	No	Comparator 1 Negative Input 2.
C1IN1+	I	Analog	No	Op amp/Comparator 1 Positive Input 1.
OA1OUT	0	Analog	No	Op amp 1 Output.
C1OUT	0	—	Yes	Comparator 1 Output.
C2IN1-	I	Analog	No	Op amp/Comparator 2 Negative Input 1.
C2IN2-	I	Analog	No	Comparator 2 Negative Input 2.
C2IN1+	I	Analog	No	Op amp/Comparator 2 Positive Input 1.
OA2OUT	0	Analog	No	Op amp 2 Output.
C2OUT	0	—	Yes	Comparator 2 Output.
C3IN1-	I	Analog	No	Op amp/Comparator 3 Negative Input 1.
C3IN2-	I	Analog	No	Comparator 3 Negative Input 2.
C3IN1+	I	Analog	No	Op amp/Comparator 3 Positive Input 1.
OA3OUT	0	Analog	No	Op amp 3 Output.
C3OUT	0		Yes	Comparator 3 Output.
C4IN1-	Ι	Analog	No	Comparator 4 Negative Input 1.
C4IN1+	I	Analog	No	Comparator 4 Positive Input 1.
C4OUT	0		Yes	Comparator 4 Output.
CVREF10	0	Analog	No	Op amp/Comparator Voltage Reference Output.
CVREF20	0	Analog	No	Op amp/Comparator Voltage Reference divided by 2 Output.
PGED1	I/O	ST	No	Data I/O pin for programming/debugging communication channel 1.
PGEC1	I	ST	No	Clock input pin for programming/debugging communication channel 1.
PGED2	I/O	ST	No	Data I/O pin for programming/debugging communication channel 2.
PGEC2	I	ST	No	Clock input pin for programming/debugging communication channel 2.
PGED3	I/O	ST	No	Data I/O pin for programming/debugging communication channel 3.
PGEC3	I	ST	No	Clock input pin for programming/debugging communication channel 3.
MCLR	I/P	ST	No	Master Clear (Reset) input. This pin is an active-low Reset to the device.
AVDD	Р	Р	No	Positive supply for analog modules. This pin must be connected at all times.
AVss	Р	Р	No	Ground reference for analog modules. This pin must be connected at all times.
Vdd	Р		No	Positive supply for peripheral logic and I/O pins.
VCAP	Р		No	CPU logic filter capacitor connection.
Vss	Р		No	Ground reference for logic and I/O pins.
VREF+	Ι	Analog	No	Analog voltage reference (high) input.
VREF-	I	Analog	No	Analog voltage reference (low) input.
Legend: CMOS = C	MOS co	ompatible	input	or output Analog = Analog input P = Power

TABLE 1-1: PINOUT I/O DESCRIPTIONS (CONTINUED)

 Legend:
 CMOS = CMOS compatible input or output
 Analog = Analog input

 ST = Schmitt Trigger input with CMOS levels
 O = Output

 PPS = Peripheral Pin Select
 TTL = TTL input buffer

I = Input

Note 1: This pin is available on dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X devices only.

2: This pin is available on dsPIC33EPXXXGP/MC50X devices only.

3: This is the default Fault on Reset for dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X devices. See Section 16.0 "High-Speed PWM Module (dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X Devices Only)" for more information.

4: Not all pins are available in all packages variants. See the "Pin Diagrams" section for pin availability.

2.0 GUIDELINES FOR GETTING STARTED WITH 16-BIT DIGITAL SIGNAL CONTROLLERS AND MICROCONTROLLERS

- Note 1: This data sheet summarizes the features of the dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X, and PIC24EPXXXGP/MC20X families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the related section of the "dsPIC33E/PIC24E Family Reference Manual", which is available from the Microchip web site (www.microchip.com)
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

2.1 Basic Connection Requirements

Getting started with the dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X, and PIC24EPXXXGP/MC20X families requires attention to a minimal set of device pin connections before proceeding with development. The following is a list of pin names, which must always be connected:

- All VDD and VSS pins (see Section 2.2 "Decoupling Capacitors")
- All AVDD and AVss pins (regardless if ADC module is not used)
- (see Section 2.2 "Decoupling Capacitors")
 VCAP

(see Section 2.3 "CPU Logic Filter Capacitor Connection (VCAP)")

- MCLR pin (see Section 2.4 "Master Clear (MCLR) Pin")
- PGECx/PGEDx pins used for In-Circuit Serial Programming™ (ICSP™) and debugging purposes (see Section 2.5 "ICSP Pins")
- OSC1 and OSC2 pins when external oscillator source is used

(see Section 2.6 "External Oscillator Pins")

Additionally, the following pins may be required:

• VREF+/VREF- pins are used when external voltage reference for ADC module is implemented

Note: The AVDD and AVSS pins must be connected independent of the ADC voltage reference source.

2.2 Decoupling Capacitors

The use of decoupling capacitors on every pair of power supply pins, such as VDD, VSS, AVDD and AVSS is required.

Consider the following criteria when using decoupling capacitors:

- Value and type of capacitor: Recommendation of 0.1 μ F (100 nF), 10-20V. This capacitor should be a low-ESR and have resonance frequency in the range of 20 MHz and higher. It is recommended to use ceramic capacitors.
- Placement on the printed circuit board: The decoupling capacitors should be placed as close to the pins as possible. It is recommended to place the capacitors on the same side of the board as the device. If space is constricted, the capacitor can be placed on another layer on the PCB using a via; however, ensure that the trace length from the pin to the capacitor is within one-quarter inch (6 mm) in length.
- Handling high frequency noise: If the board is experiencing high frequency noise, above tens of MHz, add a second ceramic-type capacitor in parallel to the above described decoupling capacitor. The value of the second capacitor can be in the range of 0.01 μ F to 0.001 μ F. Place this second capacitor next to the primary decoupling capacitor. In high-speed circuit designs, consider implementing a decade pair of capacitances as close to the power and ground pins as possible. For example, 0.1 μ F in parallel with 0.001 μ F.
- **Maximizing performance:** On the board layout from the power supply circuit, run the power and return traces to the decoupling capacitors first, and then to the device pins. This ensures that the decoupling capacitors are first in the power chain. Equally important is to keep the trace length between the capacitor and the power pins to a minimum, thereby reducing PCB track inductance.

^{© 2011-2012} Microchip Technology Inc.




FIGURE 2-1: RECOMMENDED

2.2.1 TANK CAPACITORS

On boards with power traces running longer than six inches in length, it is suggested to use a tank capacitor for integrated circuits including DSCs to supply a local power source. The value of the tank capacitor should be determined based on the trace resistance that connects the power supply source to the device, and the maximum current drawn by the device in the application. In other words, select the tank capacitor so that it meets the acceptable voltage sag at the device. Typical values range from 4.7 µF to 47 µF.

2.3 **CPU Logic Filter Capacitor Connection (VCAP)**

A low-ESR (< 1 Ohms) capacitor is required on the VCAP pin, which is used to stabilize the voltage regulator output voltage. The VCAP pin must not be connected to VDD, and must have a capacitor greater than 4.7 µF (10 µF is recommended), 16V connected to ground. The type can be ceramic or tantalum. See "Electrical Section 30.0 Characteristics" for additional information.

The placement of this capacitor should be close to the VCAP pin. It is recommended that the trace length not exceeds one-quarter inch (6 mm). See Section 27.3 "On-Chip Voltage Regulator" for details.

2.4 Master Clear (MCLR) Pin


The MCLR pin provides two specific device functions:

- · Device Reset
- · Device Programming and Debugging.

During device programming and debugging, the resistance and capacitance that can be added to the pin must be considered. Device programmers and debuggers drive the MCLR pin. Consequently, specific voltage levels (VIH and VIL) and fast signal transitions must not be adversely affected. Therefore, specific values of R and C will need to be adjusted based on the application and PCB requirements.

For example, as shown in Figure 2-2, it is recommended that the capacitor C, be isolated from the MCLR pin during programming and debugging operations.

Place the components as shown in Figure 2-2 within one-quarter inch (6 mm) from the MCLR pin.



2.5 ICSP Pins

The PGECx and PGEDx pins are used for ICSP and debugging purposes. It is recommended to keep the trace length between the ICSP connector and the ICSP pins on the device as short as possible. If the ICSP connector is expected to experience an ESD event, a series resistor is recommended, with the value in the range of a few tens of Ohms, not to exceed 100 Ohms.

Pull-up resistors, series diodes and capacitors on the PGECx and PGEDx pins are not recommended as they will interfere with the programmer/debugger communications to the device. If such discrete components are an application requirement, they should be removed from the circuit during programming and debugging. Alternatively, refer to the AC/DC characteristics and timing requirements information in the respective device Flash programming specification for information on capacitive loading limits and pin input voltage high (VIH) and input low (VIL) requirements.

Ensure that the "Communication Channel Select" (i.e., PGECx/PGEDx pins) programmed into the device matches the physical connections for the ICSP to MPLAB[®] PICkit[™] 3, MPLAB ICD 3, or MPLAB REAL ICE[™].

For more information on ICD 2, ICD 3 and REAL ICE connection requirements, refer to the following documents that are available on the Microchip web site.


- "Using MPLAB[®] ICD 3" (poster) DS51765
- "MPLAB[®] ICD 3 Design Advisory" DS51764
- "MPLAB[®] REAL ICE[™] In-Circuit Emulator User's Guide" DS51616
- "Using MPLAB[®] REAL ICE™ In-Circuit Emulator" (poster) DS51749

2.6 External Oscillator Pins

Many DSCs have options for at least two oscillators: a high-frequency primary oscillator and a low-frequency secondary oscillator. For details, see **Section 9.0 "Oscillator Configuration"** for details.

The oscillator circuit should be placed on the same side of the board as the device. Also, place the oscillator circuit close to the respective oscillator pins, not exceeding one-half inch (12 mm) distance between them. The load capacitors should be placed next to the oscillator itself, on the same side of the board. Use a grounded copper pour around the oscillator circuit to isolate them from surrounding circuits. The grounded copper pour should be routed directly to the MCU ground. Do not run any signal traces or power traces inside the ground pour. Also, if using a two-sided board, avoid any traces on the other side of the board where the crystal is placed. A suggested layout is shown in Figure 2-3.

FIGURE 2-3: SUGGESTED PLACEMENT OF THE OSCILLATOR CIRCUIT



^{© 2011-2012} Microchip Technology Inc.

2.7 Oscillator Value Conditions on Device Start-up

If the PLL of the target device is enabled and configured for the device start-up oscillator, the maximum oscillator source frequency must be limited to 3 MHz < F_{IN} < 5.5 MHz to comply with device PLL start-up conditions. This means that if the external oscillator frequency is outside this range, the application must start-up in the FRC mode first. The default PLL settings after a POR with an oscillator frequency outside this range will violate the device operating speed.

Once the device powers up, the application firmware can initialize the PLL SFRs, CLKDIV and PLLDBF to a suitable value, and then perform a clock switch to the Oscillator + PLL clock source. Note that clock switching must be enabled in the device Configuration Word.

2.8 Unused I/Os

Unused I/O pins should be configured as outputs and driven to a logic-low state.

Alternatively, connect a 1k to 10k resistor between Vss and unused pins and drive the output to logic low.

2.9 Application Examples

- · Induction heating
- Uninterruptable Power Supplies (UPS)
- DC/AC inverters
- · Compressor motor control
- · Washing machine 3-phase motor control
- BLDC motor control
- · Automotive HVAC, cooling fans, fuel pumps
- Stepper motor control
- · Audio and fluid sensor monitoring
- · Camera lens focus and stability control
- Speech (playback, hands-free kits, answering machines, VoIP)
- Consumer audio
- Industrial and building control (security systems and access control)
- · Barcode reading
- · Networking: LAN switches, gateways
- · Data storage device management
- · Smart cards and smart card readers

Examples of typical application connections are shown in Figure 2-4 through Figure 2-8.

FIGURE 2-4: BOOST CONVERTER IMPLEMENTATION






FIGURE 2-5: SINGLE-PHASE SYNCHRONOUS BUCK CONVERTER







^{© 2011-2012} Microchip Technology Inc.

FIGURE 2-7: INTERLEAVED PFC





FIGURE 2-8: BEMF VOLTAGE MEASURED USING THE ADC MODULE



3.0 CPU

- **Note 1:** This data sheet summarizes the features of the dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X, and PIC24EPXXXGP/MC20X families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 2. "CPU" (DS70359) in the "dsPIC33E/PIC24E Family Reference Manual', which is available from the Microchip web site (www.microchip.com).
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/ 50X, and PIC24EPXXXGP/MC20X CPU have a 16-bit (data) modified Harvard architecture with an enhanced instruction set, including significant support for digital signal processing. The CPU has a 24-bit instruction word, with a variable length opcode field. The Program Counter (PC) is 23 bits wide and addresses up to 4M x 24 bits of user program memory space.

An instruction prefetch mechanism helps maintain throughput and provides predictable execution. Most instructions execute in a single-cycle effective execution rate, with the exception of instructions that change the program flow, the double-word move (MOV.D) instruction, PSV accesses, and the table instructions. Overhead free program loop constructs are supported using the DO and REPEAT instructions, both of which are interruptible at any point.

3.1 Registers

The dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/ 50X, and PIC24EPXXXGP/MC20X devices have sixteen 16-bit Working registers in the programmer's model. Each of the Working registers can act as a data, address or address offset register. The 16th Working register (W15) operates as a software Stack Pointer for interrupts and calls.

3.2 Instruction Set

The instruction set for dsPIC33EPXXXGP50X and dsPIC33EPXXXMC20X/50X devices has two classes of instructions: the MCU class of instructions and the DSP class of instructions. The instruction set for PIC24EPXXXGP/MC20X devices has the MCU class of instructions only and does not support DSP instructions. These two instruction classes are seamlessly integrated into the architecture and execute from a single execution unit. The instruction set includes many addressing modes and was designed for optimum C compiler efficiency.

3.3 Data Space Addressing

The base data space can be addressed as 4K words or 8 Kbytes and is split into two blocks, referred to as X and Y data memory. Each memory block has its own independent Address Generation Unit (AGU). The MCU class of instructions operate solely through the X memory AGU, which accesses the entire memory map as one linear data space. On dsPIC33EPXXXMC20X/ 50X and dsPIC33EPXXXGP50X devices, certain DSP instructions operate through the X and Y AGUs to support dual operand reads, which splits the data address space into two parts. The X and Y data space boundary is device specific.

The upper 4 Kbytes of the data space memory map can optionally be mapped into program space at any 16K program word boundary. The program-to-data-space mapping feature, known as Program Space Visibility (PSV), lets any instruction access program space as if it were data space. Moreover, the Base Data Space address is used in conjunction with a read or write page register (DSRPAG or DSWPAG) to form an Extended Data Space (EDS) address. The EDS can be addressed as 8 Mwords or 16 Mbytes. Refer to **Section 3. "Data Memory"** (DS70595) and **Section 4. "Program Memory"** (DS70613) in the *"dsPIC33E/ PIC24E Family Reference Manual"* for more details on EDS, PSV and table accesses.

On dsPIC33EPXXXMC20X/50X and dsPIC33EPXXXGP50X devices, overhead-free circular buffers (Modulo Addressing) are supported in both X and Y address spaces. The Modulo Addressing removes the software boundary-checking overhead for DSP algorithms. The X AGU circular addressing can be used with any of the MCU class of instructions. The X AGU also supports Bit-Reverse Addressing to greatly simplify input or output data reordering for radix-2 FFT algorithms. PIC24EPXXXGP/MC20X devices do not support Modulo and Bit-Reverse Addressing.

3.4 Addressing Modes


The CPU supports these addressing modes:

- Inherent (no operand)
- Relative
- Literal
- Memory Direct
- Register Direct
- Register Indirect

Each instruction is associated with a predefined Addressing mode group, depending upon its functional requirements. As many as six Addressing modes are supported for each instruction.

^{© 2011-2012} Microchip Technology Inc.

FIGURE 3-1: dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X, AND PIC24EPXXXGP/MC20X CPU BLOCK DIAGRAM



DS70657F-page 34

3.5 **Programmer's Model**

The programmer's model for the dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X, and PIC24EPXXXGP/MC20X is shown in Figure 3-2. All registers in the programmer's model are memory mapped and can be manipulated directly by instructions. Table 3-1 lists a description of each register.

In addition to the registers contained in the programmer's model, the dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X, and PIC24EPXXXGP/ MC20X devices contain control registers for Modulo Addressing (dsPIC33EPXXXMC20X/50X and dsPIC33EPXXXGP50X devices only), Bit-Reversed Addressing (dsPIC33EPXXXMC20X/50X and dsPIC33EPXXXGP50X devices only) and interrupts. These registers are described in subsequent sections of this document.

All registers associated with the programmer's model are memory mapped, as shown in Table 4-1.


Register(s) Name	Description
W0 through W15	Working register array
ACCA, ACCB	40-bit DSP Accumulators
PC	23-bit Program Counter
SR	ALU and DSP Engine Status register
SPLIM	Stack Pointer Limit Value register
TBLPAG	Table Memory Page Address register
DSRPAG	Extended Data Space (EDS) Read Page register
DSWPAG	Extended Data Space (EDS) Write Page register
RCOUNT	REPEAT Loop Count register
DCOUNT ⁽¹⁾	DO Loop Count register
DOSTARTH ^(1,2) , DOSTARTL ^(1,2)	DO Loop Start Address register (High and Low)
DOENDH ⁽¹⁾ , DOENDL ⁽¹⁾	DO Loop End Address register (High and Low)
CORCON	Contains DSP Engine, DO Loop control and trap status bits

TABLE 3-1: PROGRAMMER'S MODEL REGISTER DESCRIPTIONS

Note 1: This register is available on dsPIC33EPXXXMC20X/50X and dsPIC33EPXXXGP50X devices only.

2: The DOSTARTH and DOSTARTL registers are read-only.





3.6 CPU Resources

Many useful resources are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note:	In the event you are not able to access the product page using the link above, enter this URL in your browser:
	http://www.microchip.com/wwwproducts/ Devices.aspx?dDocName=en555464

3.6.1 KEY RESOURCES

- Section 2. "CPU" (DS70359)
- Code Samples
- Application Notes
- Software Libraries
- Webinars
- All related dsPIC33E/PIC24E Family Reference Manuals Sections
- Development Tools

^{© 2011-2012} Microchip Technology Inc.

3.7 **CPU Control Registers**

R/W-0 R/C-0 R/W-0 R/W-0 R/W-0 R/C-0 R -0 R/W-0 SA(1,4) OA⁽¹⁾ OB⁽¹⁾ SB(1,4) OAB⁽¹⁾ DA(1) SAB⁽¹⁾ DC bit 15 bit 8 R/W-0(2,3) R/W-0(2,3) R/W-0^(2,3) R-0 R/W-0 R/W-0 R/W-0 R/W-0 IPL<2:0> Ζ С RA Ν OV bit 7 bit 0 U = Unimplemented bit, read as '0' Legend: R = Readable bit W = Writable bit C = Clearable bit -n = Value at POR '1'= Bit is set '0' = Bit is cleared x = Bit is unknown OA: Accumulator A Overflow Status bit⁽¹⁾ bit 15 1 = Accumulator A has overflowed 0 = Accumulator A has not overflowed **OB:** Accumulator B Overflow Status bit⁽¹⁾ bit 14 1 = Accumulator B has overflowed 0 = Accumulator B has not overflowed SA: Accumulator A Saturation 'Sticky' Status bit^(1,4) bit 13 1 = Accumulator A is saturated or has been saturated at some time 0 = Accumulator A is not saturated SB: Accumulator B Saturation 'Sticky' Status bit^(1,4) bit 12 1 = Accumulator B is saturated or has been saturated at some time 0 = Accumulator B is not saturated OAB: OA || OB Combined Accumulator Overflow Status bit⁽¹⁾ bit 11 1 = Accumulators A or B have overflowed 0 = Neither Accumulators A or B have overflowed SAB: SA || SB Combined Accumulator 'Sticky' Status bit⁽¹⁾ bit 10 1 = Accumulators A or B are saturated or have been saturated at some time 0 = Neither Accumulator A or B are saturated DA: DO Loop Active bit⁽¹⁾ bit 9 1 = DO loop in progress 0 = DO loop not in progress DC: MCU ALU Half Carry/Borrow bit bit 8 1 = A carry-out from the 4th low order bit (for byte-sized data) or 8th low order bit (for word-sized data) of the result occurred 0 = No carry-out from the 4th low order bit (for byte-sized data) or 8th low order bit (for word-sized data) of the result occurred Note 1: This bit is available on dsPIC33EPXXXMC20X/50X and dsPIC33EPXXXGP50X devices only. 2: The IPL<2:0> bits are concatenated with the IPL<3> bit (CORCON<3>) to form the CPU Interrupt Priority Level. The value in parentheses indicates the IPL, if IPL<3> = 1. User interrupts are disabled when

SR: CPU STATUS REGISTER REGISTER 3-1:

IPL<3> = 1.

- 3: The IPL<2:0> Status bits are read only when the NSTDIS bit (INTCON1<15>) = 1.
- 4: A data write to the SR register can modify the SA and SB bits by either a data write to SA and SB or by clearing the SAB bit. To avoid a possible SA or SB bit write race condition, the SA and SB bits should not be modified using bit operations.

REGISTER 3-1: SR: CPU STATUS REGISTER (CONTINUED)

bit 7-5	IPL<2:0>: CPU Interrupt Priority Level Status bits ^(1,2) 111 = CPU Interrupt Priority Level is 7 (15). User interrupts disabled 110 = CPU Interrupt Priority Level is 6 (14) 101 = CPU Interrupt Priority Level is 5 (13) 100 = CPU Interrupt Priority Level is 4 (12) 011 = CPU Interrupt Priority Level is 3 (11) 010 = CPU Interrupt Priority Level is 2 (10) 001 = CPU Interrupt Priority Level is 1 (9) 000 = CPU Interrupt Priority Level is 0 (8)
bit 4	RA: REPEAT Loop Active bit 1 = REPEAT loop in progress 0 = REPEAT loop not in progress
bit 3	N: MCU ALU Negative bit 1 = Result was negative 0 = Result was non-negative (zero or positive)
bit 2	 OV: MCU ALU Overflow bit This bit is used for signed arithmetic (2's complement). It indicates an overflow of the magnitude that causes the sign bit to change state. 1 = Overflow occurred for signed arithmetic (in this arithmetic operation) 0 = No overflow occurred
bit 1	 Z: MCU ALU Zero bit 1 = An operation that affects the Z bit has set it at some time in the past 0 = The most recent operation that affects the Z bit has cleared it (i.e., a non-zero result)
bit 0	C: MCU ALU Carry/Borrow bit 1 = A carry-out from the Most Significant bit of the result occurred 0 = No carry-out from the Most Significant bit of the result occurred
Note 1: 2:	This bit is available on dsPIC33EPXXXMC20X/50X and dsPIC33EPXXXGP50X devices only. The IPL<2:0> bits are concatenated with the IPL<3> bit (CORCON<3>) to form the CPU Interrupt Priority Level. The value in parentheses indicates the IPL, if IPL<3> = 1. User interrupts are disabled when $IPL<3> = 1$.

- 3: The IPL<2:0> Status bits are read only when the NSTDIS bit (INTCON1<15>) = 1.
- **4:** A data write to the SR register can modify the SA and SB bits by either a data write to SA and SB or by clearing the SAB bit. To avoid a possible SA or SB bit write race condition, the SA and SB bits should not be modified using bit operations.

VAR bit 15 R/W-0 SATA ⁽¹⁾ bit 7		US<1	.0~(1)	(4.0)		(4)	
R/W-0 SATA ⁽¹⁾			.0.207	EDT ^(1,2)		DL<2:0> ⁽¹⁾	
SATA ⁽¹⁾							bit
SATA ⁽¹⁾	R/W-0	R/W-1	R/W-0	R/C-0	R-0	R/W-0	R/W-0
	SATB ⁽¹⁾	SATDW ⁽¹⁾	ACCSAT ⁽¹⁾	IPL3 ⁽³⁾	SFA	RND ⁽¹⁾	IF(1)
	0,110	0,1121	71000/11	11 20	017A	THE	bit
Legend:							
R = Readable b	bit	W = Writable	bit	U = Unimplen	nented bit, rea	id as '0'	
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is clea		x = Bit is unkno	own
bit 15	1 = Variable e 0 = Fixed exc	e Exception Pro exception process	essing enabled				
bit 14	-	ted: Read as '					
bit 13-12	11 = Reserve 10 = DSP eng 01 = DSP eng 00 = DSP eng	gine multiplies gine multiplies gine multiplies	are mixed-sigr are unsigned are signed	ı			
bit 11		D Loop Termina e executing DO			eration		
bit 10-8	DL<2:0>: DO 111 = 7 DO lo 001 = 1 DO lo		₋evel Status bi	_{ts} (1)			
	001 = 1 D0 l0 000 = 0 D0 l0	•					
bit 7	SATA: ACCA 1 = Accumula	Saturation Ena ator A saturatio ator A saturatio	n enabled				
bit 6	1 = Accumula	Saturation En itor B saturatio itor B saturatio	n enabled				
bit 5	1 = Data space	a Space Write f ce write saturat ce write saturat	ion enabled	ine Saturation	Enable bit ⁽¹⁾		
bit 4	1 = 9.31 satu	cumulator Satu ration (super sa ration (normal s	aturation)	elect bit ⁽¹⁾			
bit 3	1 = CPU inter	terrupt Priority rupt priority lev rupt priority lev	/el is greater th				

CORCON: CORE CONTROL REGISTER REGISTER 3-2:

- **2:** This bit is always read as '0'.
- 3: The IPL3 bit is concatenated with the IPL<2:0> bits (SR<7:5>) to form the CPU interrupt priority level.

REGISTER 3-2: CORCON: CORE CONTROL REGISTER (CONTINUED)

bit 2	 SFA: Stack Frame Active Status bit 1 = Stack frame is active. W14 and W15 address 0x0000 to 0xFFFF, regardless of DSRPAG and DSW-PAG values 0 = Stack frame is not active. W14 and W15 address of EDS or Base Data Space
bit 1	RND: Rounding Mode Select bit ⁽¹⁾
	1 = Biased (conventional) rounding enabled0 = Unbiased (convergent) rounding enabled
bit 0	 IF: Integer or Fractional Multiplier Mode Select bit⁽¹⁾ 1 = Integer mode enabled for DSP multiply 0 = Fractional mode enabled for DSP multiply

- Note 1: This bit is available on dsPIC33EPXXXMC20X/50X and dsPIC33EPXXXGP50X devices only.
 - **2:** This bit is always read as '0'.
 - 3: The IPL3 bit is concatenated with the IPL<2:0> bits (SR<7:5>) to form the CPU interrupt priority level.

^{© 2011-2012} Microchip Technology Inc.

3.8 Arithmetic Logic Unit (ALU)

The dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/ 50X, and PIC24EPXXXGP/MC20X ALU is 16 bits wide and is capable of addition, subtraction, bit shifts and logic operations. Unless otherwise mentioned, arithmetic operations are two's complement in nature. Depending on the operation, the ALU can affect the values of the Carry (C), Zero (Z), Negative (N), Overflow (OV) and Digit Carry (DC) Status bits in the <u>SR register. The C and DC</u> Status bits operate as Borrow and Digit Borrow bits, respectively, for subtraction operations.

The ALU can perform 8-bit or 16-bit operations, depending on the mode of the instruction that is used. Data for the ALU operation can come from the W register array or data memory, depending on the addressing mode of the instruction. Likewise, output data from the ALU can be written to the W register array or a data memory location.

Refer to the *"16-bit MCU and DSC Programmer's Reference Manual"* (DS70157) for information on the SR bits affected by each instruction.

The core CPU incorporates hardware support for both multiplication and division. This includes a dedicated hardware multiplier and support hardware for 16-bit divisor division.

3.8.1 MULTIPLIER

Using the high-speed 17-bit x 17-bit multiplier, the ALU supports unsigned, signed, or mixed-sign operation in several MCU multiplication modes:

- 16-bit x 16-bit signed
- 16-bit x 16-bit unsigned
- 16-bit signed x 5-bit (literal) unsigned
- 16-bit signed x 16-bit unsigned
- 16-bit unsigned x 5-bit (literal) unsigned
- 16-bit unsigned x 16-bit signed
- · 8-bit unsigned x 8-bit unsigned

3.8.2 DIVIDER

The divide block supports 32-bit/16-bit and 16-bit/16-bit signed and unsigned integer divide operations with the following data sizes:

- · 32-bit signed/16-bit signed divide
- · 32-bit unsigned/16-bit unsigned divide
- · 16-bit signed/16-bit signed divide
- 16-bit unsigned/16-bit unsigned divide

The quotient for all divide instructions ends up in W0 and the remainder in W1. 16-bit signed and unsigned DIV instructions can specify any W register for both the 16-bit divisor (Wn) and any W register (aligned) pair (W(m + 1):Wm) for the 32-bit dividend. The divide algorithm takes one cycle per bit of divisor, so both 32-bit/16-bit and 16-bit/16-bit instructions take the same number of cycles to execute.

3.9 DSP Engine (dsPIC33EPXXXMC20X/50X and dsPIC33EPXXXGP50X Devices Only)

The DSP engine consists of a high-speed 17-bit x 17-bit multiplier, a 40-bit barrel shifter and a 40-bit adder/subtracter (with two target accumulators, round and saturation logic).

The DSP engine can also perform inherent accumulator-to-accumulator operations that require no additional data. These instructions are ADD, SUB and NEG.

The DSP engine has options selected through bits in the CPU Core Control register (CORCON), as listed below:

- Fractional or integer DSP multiply (IF)
- Signed, unsigned, or mixed-sign DSP multiply (US)
- · Conventional or convergent rounding (RND)
- · Automatic saturation on/off for ACCA (SATA)
- · Automatic saturation on/off for ACCB (SATB)
- Automatic saturation on/off for writes to data memory (SATDW)
- Accumulator Saturation mode selection (ACCSAT)

TABLE 3-2:	DSP INSTRUCTIONS
	SUMMARY

Instruction	Algebraic Operation	ACC Write Back
CLR	A = 0	Yes
ED	$A = (x - y)^2$	No
EDAC	$A = A + (x - y)^2$	No
MAC	$A = A + (x \bullet y)$	Yes
MAC	$A = A + x^2$	No
MOVSAC	No change in A	Yes
MPY	$A = x \bullet y$	No
MPY	$A = x^2$	No
MPY.N	$A = -x \bullet y$	No
MSC	$A = A - x \bullet y$	Yes

4.0 MEMORY ORGANIZATION

Note: This data sheet summarizes the features dsPIC33EPXXXGP50X. of the dsPIC33EPXXXMC20X/50X. and PIC24EPXXXGP/MC20X families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to 4. "Program Section Memory" (DS70613) of the "dsPIC33E/PIC24E Family Reference Manual', which is available from the Microchip web site (www.microchip.com).

The dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/ 50X, and PIC24EPXXXGP/MC20X architecture features separate program and data memory spaces and buses. This architecture also allows the direct access of program memory from the data space during code execution.


4.1 Program Address Space

The program address memory space of the dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X, and PIC24EPXXXGP/MC20X devices is 4M instructions. The space is addressable by a 24-bit value derived either from the 23-bit PC during program execution, or from table operation or data space remapping as described in Section 4.8 "Interfacing Program and Data Memory Spaces".

User application access to the program memory space is restricted to the lower half of the address range (0x000000 to 0x7FFFF). The exception is the use of TBLRD operations, which use TBLPAG<7> to read Device ID sections of the configuration memory space.

The program memory maps, which are presented by device family and memory size, are shown in Figure 4-1 through Figure 4-5.





© 2011-2012 Microchip Technology Inc.




FIGURE 4-2: PROGRAM MEMORY MAP FOR dsPIC33EP64GP50X, dsPIC33EP64MC20X/50X, AND PIC24EP64GP/MC20X DEVICES⁽¹⁾




FIGURE 4-3: PROGRAM MEMORY MAP FOR dsPIC33EP128GP50X, dsPIC33EP128MC20X/50X, AND PIC24EP128GP/MC20X DEVICES⁽¹⁾

© 2011-2012 Microchip Technology Inc.




FIGURE 4-4: PROGRAM MEMORY MAP FOR dsPIC33EP256GP50X, dsPIC33EP256MC20X/50X, AND PIC24EP256GP/MC20X DEVICES⁽¹⁾




FIGURE 4-5: PROGRAM MEMORY MAP FOR dsPIC33EP512GP50X, dsPIC33EP512MC20X/50X, AND PIC24EP512GP/MC20X DEVICES⁽¹⁾

© 2011-2012 Microchip Technology Inc.

4.1.1 PROGRAM MEMORY ORGANIZATION

The program memory space is organized in wordaddressable blocks. Although it is treated as 24 bits wide, it is more appropriate to think of each address of the program memory as a lower and upper word, with the upper byte of the upper word being unimplemented. The lower word always has an even address, while the upper word has an odd address (Figure 4-6).

Program memory addresses are always word-aligned on the lower word, and addresses are incremented or decremented by two during code execution. This arrangement provides compatibility with data memory space addressing and makes data in the program memory space accessible.

4.1.2 INTERRUPT AND TRAP VECTORS

All dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/ 50X, and PIC24EPXXXGP/MC20X devices reserve the addresses between 0x000000 and 0x000200 for hard-coded program execution vectors. A hardware Reset vector is provided to redirect code execution from the default value of the PC on device Reset to the actual start of code. A GOTO instruction is programmed by the user application at address 0x000000 of Flash memory, with the actual address for the start of code at address 0x000002 of Flash memory.

A more detailed discussion of the interrupt vector tables is provided in **Section 7.1** "Interrupt Vector **Table**".




FIGURE 4-6: PROGRAM MEMORY ORGANIZATION

4.2 Data Address Space

The dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/ 50X, and PIC24EPXXXGP/MC20X CPU has a separate 16-bit wide data memory space. The data space is accessed using separate Address Generation Units (AGUs) for read and write operations. The data memory maps, which are presented by device family and memory size, are shown in Figure 4-7 through Figure 4-16.

All Effective Addresses (EAs) in the data memory space are 16 bits wide and point to bytes within the data space. This arrangement gives a base data space address range of 8 Kbytes or 4K words.

The base data space address is used in conjunction with a read or write page register (DSRPAG or DSWPAG) to form an extended data space, which has a total address range of 16 MB.

dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X, and PIC24EPXXXGP/MC20X devices implement up to 56 Kbytes of data memory. If an EA point to a location outside of this area, an all-zero word or byte is returned.

4.2.1 DATA SPACE WIDTH

The data memory space is organized in byte addressable, 16-bit wide blocks. Data is aligned in data memory and registers as 16-bit words, but all data space EAs resolve to bytes. The Least Significant Bytes (LSBs) of each word have even addresses, while the Most Significant Bytes (MSBs) have odd addresses.

4.2.2 DATA MEMORY ORGANIZATION AND ALIGNMENT

To maintain backward compatibility with PIC[®] MCU devices and improve data space memory usage efficiency, the dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X, and PIC24EPXXXGP/MC20X instruction set supports both word and byte operations. As a consequence of byte accessibility, all effective address calculations are internally scaled to step through word-aligned memory. For example, the core recognizes that Post-Modified Register Indirect Addressing mode [Ws++] results in a value of Ws + 1 for byte operations and Ws + 2 for word operations.

A data byte read, reads the complete word that contains the byte, using the LSb of any EA to determine which byte to select. The selected byte is placed onto the LSB of the data path. That is, data memory and registers are organized as two parallel byte-wide entities with shared (word) address decode but separate write lines. Data byte writes only write to the corresponding side of the array or register that matches the byte address. All word accesses must be aligned to an even address. Misaligned word data fetches are not supported, so care must be taken when mixing byte and word operations, or translating from 8-bit MCU code. If a misaligned read or write is attempted, an address error trap is generated. If the error occurred on a read, the instruction underway is completed. If the error occurred on a write, the instruction is executed but the write does not occur. In either case, a trap is then executed, allowing the system and/or user application to examine the machine state prior to execution of the address Fault.

All byte loads into any W register are loaded into the LSB. The MSB is not modified.

A Sign-Extend instruction (SE) is provided to allow user applications to translate 8-bit signed data to 16-bit signed values. Alternatively, for 16-bit unsigned data, user applications can clear the MSB of any W register by executing a Zero-Extend (ZE) instruction on the appropriate address.

4.2.3 SFR SPACE

The first 4 Kbytes of the Near Data Space, from 0x0000 to 0x0FFF, is primarily occupied by Special Function Registers (SFRs). These are used by the dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X, and PIC24EPXXXGP/MC20X core and peripheral modules for controlling the operation of the device.


SFRs are distributed among the modules that they control, and are generally grouped together by module. Much of the SFR space contains unused addresses; these are read as '0'.

Note: The actual set of peripheral features and interrupts varies by the device. Refer to the corresponding device tables and pinout diagrams for device-specific information.

4.2.4 NEAR DATA SPACE

The 8 Kbyte area between 0x0000 and 0x1FFF is referred to as the near data space. Locations in this space are directly addressable through a 13-bit absolute address field within all memory direct instructions. Additionally, the whole data space is addressable using MOV instructions, which support Memory Direct Addressing mode with a 16-bit address field, or by using Indirect Addressing mode using a working register as an Address Pointer.

^{© 2011-2012} Microchip Technology Inc.








FIGURE 4-8: DATA MEMORY MAP FOR dsPIC33EP64MC20X/50X AND dsPIC33EP64GP50X DEVICES

^{© 2011-2012} Microchip Technology Inc.




FIGURE 4-9: DATA MEMORY MAP FOR dsPIC33EP128MC20X/50X AND dsPIC33EP128GP50X DEVICES

DS70657F-page 52







FIGURE 4-10: DATA MEMORY MAP FOR dsPIC33EP256MC20X/50X AND dsPIC33EP256GP50X DEVICES

^{© 2011-2012} Microchip Technology Inc.











^{© 2011-2012} Microchip Technology Inc.











^{© 2011-2012} Microchip Technology Inc.









^{© 2011-2012} Microchip Technology Inc.

4.2.5 X AND Y DATA SPACES

The dsPIC33EPXXXMC20X/50X and dsPIC33EPXXXGP50X core has two data spaces, X and Y. These data spaces can be considered either separate (for some DSP instructions), or as one unified linear address range (for MCU instructions). The data spaces are accessed using two Address Generation Units (AGUs) and separate data paths. This feature allows certain instructions to concurrently fetch two words from RAM, thereby enabling efficient execution of DSP algorithms such as Finite Impulse Response (FIR) filtering and Fast Fourier Transform (FFT).

The X data space is used by all instructions and supports all addressing modes. X data space has separate read and write data buses. The X read data bus is the read data path for all instructions that view data space as combined X and Y address space. It is also the X data prefetch path for the dual operand DSP instructions (MAC class).

The Y data space is used in concert with the X data space by the MAC class of instructions (CLR, ED, EDAC, MAC, MOVSAC, MPY, MPY. N and MSC) to provide two concurrent data read paths.

Both the X and Y data spaces support Modulo Addressing mode for all instructions, subject to addressing mode restrictions. Bit-Reversed Addressing mode is only supported for writes to X data space. Modulo Addressing and Bit-Reversed Addressing are not present in PIC24EPXXXGP/ MC20X devices.

All data memory writes, including in DSP instructions, view data space as combined X and Y address space. The boundary between the X and Y data spaces is device-dependent and is not user-programmable.

4.3 Memory Resources

Many useful resources are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note:	In the event you are not able to access the product page using the link above, enter this URL in your browser:
	http://www.microchip.com/wwwproducts/ Devices.aspx?dDocName=en555464

4.3.1 KEY RESOURCES

- Section 4. "Program Memory" (DS70613)
- Code Samples
- Application Notes
- Software Libraries
- Webinars
- All related dsPIC33E/PIC24E Family Reference Manuals Sections
- Development Tools

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
M0	0000								W0 (WREG)	EG)								XXXX
W1	0002								W1									XXXX
W2	0004								W2									XXXX
W3	9000								W3									XXXX
W4	0008								W4									XXXX
W5	A000								W5									XXXX
W6	000C								W6									XXXX
W7	000E								W7									XXXX
W8	0010								W8									XXXX
6M	0012								6M									XXXX
W10	0014								W10									XXXX
W11	0016								W11									XXXX
W12	0018								W12									XXXX
W13	001A								W13									XXXX
W14	001C								W14									XXXX
W15	001E								W15									XXXX
SPLIM	0020								SPLIM	V								0000
ACCAL	0022								ACCAL	L								0000
ACCAH	0024								ACCAH	н								0000
ACCAU	0026			Si	Sign-extension of	on of ACCA<39>	:39>						ACCAU	JU V				0000
ACCBL	0028								ACCBL									0000
ACCBH	002A								ACCBH	Н								0000
ACCBU	002C			Si	Sign-extension of	on of ACCB<39>	:39>						ACCBU	3U				0000
PCL	002E								PCL								I	0000
PCH	0030	Ι		Ι	Ι	Ι	Ι	Ι	I	I				PCH				0000
DSRPAG	0032	I	I	Ι	Ι	Ι	Ι					DSRPAG	Ő					0001
DSWPAG	0034			Ι	Ι	Ι	Ι	Ι				D	DSWPAG					0001
RCOUNT	0036								RCOUNT	١T								0000
DCOUNT	0038								DCOUNT	LT L						-		0000
DOSTARTL	003A							Ď	DOSTARTL								I	0000
DOSTARTH	003C	Ι	I	I	Ι	I	Ι	I	I	I	I			DOSTARTH	\RTH	·		0000
DOENDL	003E								DOENDL								I	0000
DOENDH	0040	I																

Special Function Register Maps

4.4

© 2011-2012 Microchip Technology Inc.

dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X, AND PIC24EPXXXGP/MC20X

TABLE 4-1:	÷	CPU C	ORE RE	GISTER	RAP F	OR dsP	IC33EP.	CPU CORE REGISTER MAP FOR dsPIC33EPXXXMC20X/50X AND dsPIC33EPXXXGP50X DEVICES ONLY (CONTINUED)	20X/50X	AND d	sPIC33E	PXXXG	3P50X [DEVICE	S ONLY	(CON	LINUED	~
File Name Addr.	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
SR	0042	AO	OB	SA	SB	OAB	SAB	DA	DC	IPL2	IPL1	IPL0	RA	z	٥٧	z	v	0000
CORCON	0044	VAR	I	US<1:0>	1:0>	EDT		DL<2:0>		SATA	SATB	SATDW ACCSAT	ACCSAT	IPL3	SFA	RND	≝	0020
MODCON	0046	0046 XMODEN YMODEN	YMODEN	I	I		BWM<3:0>	<3:0>			YWM<3:0>	3:0>			XWM<3:0>	3:0>		0000
XMODSRT	0048							NMOI	XMODSRT<15:0>	^							I	0000
XMODEND	004A							IOMX	XMODEND<15:0>	^							I	0001
YMODSRT	004C							YMOI	YMODSRT<15:0>	^							I	0000
YMODEND	004E							YMOI	YMODEND<15:0>	^							I	0001
XBREV	0020	BREN							XBR	XBREV<14:0>								0000
DISICNT	0052		I							DISICNT<13:0>	13:0>							0000
TBLPAG	0054		I	I	I	I	I	I	I				TBLPAG<7:0>	<0:2>				0000
MSTRPR	0058								MSTRPR<15:0>	15:0>								0000
Legend:	iun = -	implemente	d, read as '	— = unimplemented, read as '0'. Reset values are show	lues are sho	own in hexadecimal.	decimal.											

TABLE 4-2:	4-2:	CPU (CPU CORE REGISTER MAP FOR PIC24EPXXXGP/MC20X DEVICES ONLY	EGISTEF	3 MAP	FOR PIC	:24EPXX	XGP/M0	220X DI	EVICES	ΟΝΓΥ							
File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
0M	0000								W0 (WREG)	(B)								XXXX
W1	0002								W1									XXXX
W2	0004								W2									XXXX
W3	0006								W3									XXXX
W4	0008								W4									XXXX
W5	000A								W5									XXXX
W6	000C								W6									XXXX
W7	000E								W7									XXXX
W8	0010								W8									XXXX
6M	0012								6M									XXXX
W10	0014								W10									XXXX
W11	0016								W11									XXXX
W12	0018								W12									XXXX
W13	001A								W13									XXXX
W14	001C								W14									XXXX
W15	001E								W15									XXXX
SPLIM	0020								SPLIM									0000
PCL	002E								PCL									0000
PCH	0030	-	Ι	I	Ι	Ι	Ι	I	I	Ι				PCH				0000
DSRPAG	0032	Ι	Ι	Ι	Ι	Ι	Ι					DSRPAG	G					0001
DSWPAG	0034	Ι	Ι	I	Ι	Ι	Ι	I				D	DSWPAG					0001
RCOUNT	0036								RCOUNT	Т								0000
SR	0042	Ι	Ι	Ι	Ι	Ι	Ι	I	DC	IPL2	IPL1	IPL0	RA	Z	OV	Z	c	0000
CORCON	0044	VAR	Ι	I	Ι	Ι			I		I			IPL3	SFA			0020
DISICNT	0052	-	Ι							DISICNT<13:0>	13:0>							0000
TBLPAG	0054	-	Ι	I	Ι	Ι	Ι		I				TBLPAG<7:0>	<7:0>				0000
MSTRPR	0058								MSTRPR<15:0>	5:0>								0000
Legend:	n =	inimplemen	— = unimplemented, read as '0'. Reset values are shown in hexadecimal.	ʻ0'. Reset va	alues are st	yown in hex	adecimal.											

© 2011-2012 Microchip Technology Inc.

dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X, AND PIC24EPXXXGP/MC20X

TABLE 4-3:	: 4-3:		TERRUP	INTERRUPT CONTROLLER RI	ROLLE		TER N	IAP FO	R PIC2	4EPXX)	EGISTER MAP FOR PIC24EPXXXGP20X DEVICES ONLY	DEVICE	S ONLY					
File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
IFS0	0800		DMA1IF	AD1IF	U1TXIF	U1RXIF	SP111F	SP11EIF	T3IF	T2IF	0C2IF	IC2IF	DMA0IF	T1IF	OC1IF	IC1IF	INTOIF	0000
IFS1	0802	U2TXIF	U2RXIF	INT2IF	T5IF	T4IF	OC4IF	OC3IF	DMA2IF	Ι	I	Ι	INT1IF	CNIF	CMIF	MI2C1IF	SI2C1IF	0000
IFS2	0804			Ι	Ι	-		Ι		I	IC4IF	IC3IF	DMA3IF	Ι		SPI2IF	SPI2EIF	0000
IFS3	0806		I	I	I	I				I			I	I	MI2C2IF	SI2C2IF	I	0000
IFS4	0808			CTMUIF	I	I								CRCIF	U2EIF	U1EIF		0000
IFS8	0810	JTAGIF	ICDIF	Ι	Ι	Ι				I	1			Ι	I	I	Ι	0000
IFS9	0812		I	Ι	Ι	Ι		I		I	PTG3IF	PTG2IF	PTG1IF	PTG0IF	PTGWDTIF	PTGSTEPIF	Ι	0000
IEC0	0820		DMA1IE	AD1IE	U1TXIE	U1RXIE	SP111E	SPI1EIE	T3IE	T2IE	OC2IE	IC2IE	DMAOIE	T1IE	OC1IE	IC1IE	INTOIE	0000
IEC1	0822	U2TXIE	U2RXIE	INT2IE	T5IE	T4IE	OC4IE	OC3IE	DMA2IE	I			INT1IE	CNIE	CMIE	MI2C1IE	SI2C1IE	0000
IEC2	0824			Ι	Ι	I				I	IC4IE	IC3IE	DMA3IE	Ι	I	SPI2IE	SPI2EIE	0000
IEC3	0826	Ι	I	Ι	Ι	Ι				Ι	I	I	Ι	Ι	MI2C2IE	SI2C2IE	Ι	0000
IEC4	0828			CTMUIE	Ι							-		CRCIE	UZEIE	U1EIE		0000
IEC8	0830	JTAGIE	ICDIE	I	Ι	I				I	1			Ι	Ι	Ι		0000
IEC9	0832	Ι		Ι	I	I		I	I	I	PTG3IE	PTG2IE	PTG1IE	PTG0IE	PTGWDTIE	PTGWDTIE PTGSTEPIE	I	0000
IPC0	0840			T1IP<2:0>		I	0	OC1IP<2:0>		Ι		IC1IP<2:0>		Ι		INT0IP<2:0>		4444
IPC1	0842			T2IP<2:0>		I	0	OC2IP<2:0>		I		IC2IP<2:0>		Ι		DMA0IP<2:0>		4444
IPC2	0844		٦	U1RXIP<2:0>	~	I	S	SPI1IP<2:0>	_	I	S	SPI1EIP<2:0>	^	Ι		T3IP<2:0>		4444
IPC3	0846		I	I	I	I	D	DMA1IP<2:0>	^	I	,	AD11P<2:0>		I	ר	U1TXIP<2:0>		0444
IPC4	0848			CNIP<2:0>		I	0	CMIP<2:0>		I	N	MI2C1IP<2:0>	<u>^</u>	Ι	5	SI2C1IP<2:0>		4444
IPC5	084A		I	Ι	Ι	Ι		I		I	I		I	Ι		INT11P<2:0>		0004
IPC6	084C			T4IP<2:0>		I	0	0C4IP<2:0>	_	I)	OC3IP<2:0>		Ι		DMA2IP<2:0>		4444
IPC7	084E		٦	U2TXIP<2:0>	~	I	Ű,	U2RXIP<2:0>	^	I		INT2IP<2:0>		Ι		T5IP<2:0>		4444
IPC8	0850		Ι	Ι	Ι	Ι				Ι		SPI2IP<2:0>	^	Ι	5	SPI2EIP<2:0>		0044
IPC9	0852	Ι	I	Ι	Ι	Ι	4	IC4IP<2:0>		I		IC3IP<2:0>		Ι		DMA3IP<2:0>		0444
IPC12	0858			Ι	Ι	Ι	MI	MI2C2IP<2:0>	4	I	S	SI2C2IP<2:0>	^	Ι		Ι	Ι	0440
IPC16	0860		-	CRCIP<2:0>		I	D	U2EIP<2:0>		I		U1EIP<2:0>		Ι	I	I	Ι	4440
IPC19	0866			Ι	Ι	Ι				Ι	0	CTMUIP<2:0>	Δ	Ι	Ι	Ι	Ι	0040
IPC35	0886		7	JTAGID<2:0>	^	Ι	1	ICDIP<2:0>		Ι	Ι	Ι	Ι	Ι		Ι	Ι	4400
IPC36	0888	Ι	ш	PTG0IP<2:0>	^	Ι	PG	PGWDTIP<2:0>	6	Ι	ΡΤ(PTGSTEPIP<2:0>	<0.	Ι	Ι	Ι	Ι	4440
IPC37	088A	Ι	Ι	Ι	Ι	Ι	P'	PTG3IP<2:0>	^	Ι	ı ط	PTG2IP<2:0>	~	Ι	ч	PTG11P<2:0>		0444
Legend:	Ι	= unimpler	nented, rea	= unimplemented, read as '0'. Reset values are shown in hexadecimal	tet values ar	e shown in t	nexadecim	lal.										

dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X, AND PIC24EPXXXGP/MC20X

IADLE	10-4	Z				שלו או					VUZUDV	IABLE 4-3: INTERRUPT CONTROLLER REGISTER MAP FOR FIG24EPAAAGE20A DEVICES ONET (CONTINUED)	ONLT					
File Name	Addr.	Bit 15	Bit 14	File Addr. Bit 15 Bit 14 Bit 13 Bit 12 vame		Bit 11 Bit 10 Bit 9 Bit 8	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
INTCON1	08C0	NSTDIS	NTCON1 08C0 NSTDIS OVAERR OVBERR	OVBERR					1		DIVOERR	DMACERR	MATHERR	ADDRERR	DIVOERR DMACERR MATHERR ADDRERR STKERR OSCFAIL	OSCFAIL		0000
INTCON2	08C2	GIE	NTCON2 08C2 GIE DISI SWTRAP	SWTRAP	I	Ι				I		I		I	INT2EP	INT2EP INT1EP	INTOEP	8000
INTCON3 08C4	08C4	I	Ι	I	I	Ι				I	Ι	DAE	DAE DOOVR	I	I	I		0000
INTCON4 08C6	08C6		I	I	I	I				I		ļ			I	I	SGHT	0000
INTTREG 08C8	08C8		I	I	I		ILR<3:0>	3:0>					VECNU	VECNUM<7:0>				0000
Legend:	Ϊ	= unimpler	nented, reac	1 as '0'. Res	= unimplemented, read as '0'. Reset values are shown in hexadecimal.	e shown in I	hexadecin	nal.										

INTERRUPT CONTROLLER REGISTER MAP FOR PIC24EPXXXGP20X DEVICES ONLY (CONTINUED) **TABLE 4-3**:

Model Bir13 Bir14 Bir13 Bir14 Bir13 Bir14 Bir14 <t< th=""><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th></t<>																		
Image: Costr Curst <			Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
UTURE UTME Tup			DMA1IF	AD1IF	U1TXIF	U1RXIF	SP111F	SPI1EIF	T3IF	T2IF	OC2IF	IC2IF	DMA0IF	T1IF	OC1IF	IC1IF	INTOIF	0000
1 1			U2RXIF	INT2IF	T5IF	T4IF	OC4IF		DMA2IF	I	Ι		INT1IF	CNIF	CMIF	MI2C1IF	SI2C1IF	0000
Image:	4	I	I	I		Ι	Ι	Ι		I	IC4IF	IC3IF	DMA3IF	I	-	SPI2IF	SPI2EIF	0000
Image Image <t< td=""><td>6</td><td> </td><td>I</td><td>I</td><td> </td><td>Ι</td><td>QEI1IF</td><td>PSEMIF</td><td> </td><td>I</td><td>Ι</td><td>Ι</td><td>I</td><td>I</td><td>MI2C2IF</td><td>SI2C2IF</td><td></td><td>0000</td></t<>	6		I	I		Ι	QEI1IF	PSEMIF		I	Ι	Ι	I	I	MI2C2IF	SI2C2IF		0000
Modelia Desire Desir	8		I	CTMUIF		Ι	I	I		I	Ι	Ι	Ι	CRCIF	U2EIF	U1EIF		0000
····································	A		PWM1IF							I	I	I		I	-			0000
Joint Los Lo< Lo <	Q		I	I	I	I				I	I	Ι	I	I	Ι	Ι	JIEMW	0000
····································	9		ICDIF	I	I	Ι		I		Ι	Ι	Ι	Ι	Ι	Ι	Ι	I	0000
Image Image <t< td=""><td>2</td><td> </td><td>Ι</td><td>I</td><td>I</td><td>Ι</td><td> </td><td>I</td><td> </td><td>Ι</td><td>PTG3IF</td><td>PTG2IF</td><td>PTG1IF</td><td>PTG0IF</td><td>PTGWDTIF</td><td></td><td>I</td><td>0000</td></t<>	2		Ι	I	I	Ι		I		Ι	PTG3IF	PTG2IF	PTG1IF	PTG0IF	PTGWDTIF		I	0000
UNUME INTER TER OLA COLE OLA COLE MACIE MACIE<	2		DMA1IE	AD1IE	U1TXIE	U1RXIE	SP111E	SPI1EIE	T3IE	T2IE	OC2IE	IC2IE	DMA0IE	T1IE	OC1IE	IC1IE	INTOIE	0000
i i	52		U2RXIE	INT2IE	T5IE	T4IE	OC4IE		DMA2IE	I	Ι	Ι	INT1IE	CNIE	CMIE	MI2C1IE	SI2C1IE	0000
i i	24		Ι	I	I			1	I	Ι	IC4IE	IC3IE	DMA3IE	I	Ι	SPI2IE	SPI2EIE	0000
image image <t< td=""><td>26</td><td> </td><td>Ι</td><td>I</td><td> </td><td>I</td><td>QEI1IE</td><td>PSEMIE</td><td> </td><td>Ι</td><td> </td><td>Ι</td><td>I</td><td>Ι</td><td>MI2C2IE</td><td>SI2C2IE</td><td>—</td><td>0000</td></t<>	26		Ι	I		I	QEI1IE	PSEMIE		Ι		Ι	I	Ι	MI2C2IE	SI2C2IE	—	0000
MMZE PMMIE I	28		I	CTMUIE	I					I	I			CRCIE	U2EIE	U1EIE		0000
i i	2A		PWM1IE	I		Ι		I		I	Ι	Ι	Ι	Ι	Ι	Ι		0000
JUGGE ICI ICI<	2C	I	Ι	I	I	Ι	Ι	I		I	Ι	Ι	Ι	Ι	Ι	Ι	PWM3IE	0000
$ \left(\begin{array}{c c c c c c c c c c c c c c c c c c c $	30		ICDIE							I	Ι	Ι	Ι	Ι	Ι	Ι		0000
	32	I	Ι	I	I	Ι	Ι	I		I	PTG3IE	PTG2IE	PTG1IE	PTG0IE	PTGWDTIE	PTGSTEPIE		0000
	40			T1IP<2:0>		Ι	0	DC1IP<2:0:	^	I		IC1IP<2:0>		I		INT0IP<2:0>		4444
	42			T2IP<2:0>		I	0	OC2IP<2:0:	^	I		IC2IP<2:0>		Ι]	OMA0IP<2:0>		4444
	44		C	11RXIP<2:0>	~		S	SPI1IP<2:0	^	Ι	55	PI1EIP<2:0:	~	Ι		T3IP<2:0>		4444
	46		Ι	Ι	Ι	Ι	Ō	MA1IP<2:0	<u>^</u>	Ι		AD11P<2:0>		Ι		U1TXIP<2:0>		0444
	48			CNIP<2:0>		Ι)	CMIP<2:0>		Ι	2	112C1IP<2:0.	^	Ι	0,	SI2C1IP<2:0>		4444
	4A		Ι	Ι	I	Ι	Ι	I	I	Ι	Ι	Ι	Ι	Ι		INT1IP<2:0>		0004
- $ ITTPC2:O$ - $ ITTPC2:O$ - $ITTPC2:O$ - $ITTPC2:O$ - $ITTPC2:O$ - $ITTPC2:O$ - $ITTPC2:O$ - $ITTPC2:O$ $ITTTPC2:O$ $ITTTTCCOITTTCCOITTTTCCO<$	34C			T4IP<2:0>		I	0)C4IP<2:0:	~	I		OC3IP<2:0>		I		DMA2IP<2:0>		4444
(-) $(-)$ <th< td=""><td>34E</td><td>I</td><td>ر</td><td>J2TXIP<2:0></td><td></td><td>Ι</td><td>Ū.</td><td>2RXIP<2:0</td><td>4</td><td>I</td><td></td><td>INT2IP<2:0></td><td></td><td>I</td><td></td><td>T5IP<2:0></td><td></td><td>4444</td></th<>	34E	I	ر	J2TXIP<2:0>		Ι	Ū.	2RXIP<2:0	4	I		INT2IP<2:0>		I		T5IP<2:0>		4444
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	350		Ι	I	Ι	Ι	Ι	Ι		Ι		SPI2IP<2:0>		Ι	0,	SPI2EIP<2:0>		0044
$ \begin{array}{ c c c c c c c c } \hline \hline \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ $	352		I	I				IC4IP<2:0>		I		IC3IP<2:0>		I]	DMA3IP<2:0>		0444
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	358		I	I		Ι	Μ	12C2IP<2:(6	I	5	312C2IP<2:0:	~	Ι	Ι	Ι		0440
	35C		I	I		Ι	0	2E11IP<2:0	^	I	ш.	SEMIP<2:0:	~	I	-			0440
- -	360	I)	CRCIP<2:0>		Ι	٦	J2EIP<2:0:	~	I		U1EIP<2:0>		I	-			4440
- PWM2IP<2:0> - PWM2IP<2:0> - <th< td=""><td>366</td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td>I</td><td>0</td><td>TMUIP<2:0:</td><td>~</td><td>Ι</td><td>Ι</td><td>Ι</td><td> </td><td>0040</td></th<>	366									I	0	TMUIP<2:0:	~	Ι	Ι	Ι		0040
- - - - - - - - PWM3IP<2:0> - JTAGID<2:0> - I I I I I I	99E		Ē	WM2IP<2:0:	^	Ι	Ы	WM1IP<2:(<	Ι	Ι	Ι	Ι	Ι	Ι	Ι		4400
- JTAGID<2:0> - ICDIP<2:0>	20		Ι	Ι	I	I	Ι	I	I	Ι	I	Ι	Ι	Ι	Ľ	oWM3IP<2:0>		4004
	386		7	TAGID<2:0>		Ι	-	CDIP<2:0>		Ι	I	I	I	I	Ι	Ι		4400

4	Ż		T CONT	ROLLE	R REGIS	STER N	AP FC	R PIC2	24EPXX)	KMC20X	GISTER MAP FOR PIC24EPXXXMC20X DEVICES ONLY (CONTINUED)	S ONLY	(CONTI	NUED)			ſ
File Addr. Bit 15 lame		Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
0888 —			PTG0IP<2:0>	^		Эd	PGWDTIP<2:0>	ė.	I	ΡΤ	PTGSTEPIP<2:0>	-0	1	I	I	I	4440
088A —		I		I		Ā	PTG3IP<2:0>	4	I	Ľ	PTG2IP<2:0>		1	ц	PTG11P<2:0>		0444
NSTDI	S	NTCON1 08C0 NSTDIS OVAERR OVBERR	OVBERR	I			I	I	I	DIVOERR	DIVOERR DMACERR MATHERR ADDRERR STKERR	MATHERR	ADDRERR	STKERR	OSCFAIL	Ι	0000
NTCON2 08C2 GIE		DISI	SWTRAP	Ι			I	1	I		I	Ι	1	INT2EP	INT1EP	INTOEP	8000
NTCON3 08C4				Ι			I	1	I	I	DAE	DOOVR	I	Ι	I	Ι	0000
NTCON4 08C6		I	ļ	I			I		I		I	I	1	-	I	SGHT	0000
NTTREG 08C8		Ι		Ι		ILR<3:0>	3:0>					VECNL	VECNUM<7:0>				0000
— = unim	<u>ple</u>	— = unimplemented, read as '0'. Reset values are shown	d as '0'. Res	set values ar		in hexadecimal.	nal.										

TABLE 4-5:	4-5:		ERRUP	INTERRUPT CONTROLLER REGISTER MAP FOR dsPIC33EPXXXGP50X DEVICES ONLY	ROLLEF	REGIS	TER N	IAP FO	R dsPI	C33EPX	(XXGP5)	0X DEVI	CES ON	۲				
File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
IFS0	0800		DMA1IF	AD1IF	U1TXIF	U1RXIF	SP111F	SPI1EIF	T3IF	T2IF	OC2IF	IC2IF	DMA0IF	T1IF	OC1IF	IC1IF	INTOIF	0000
IFS1	0802	U2TXIF	U2RXIF	INT2IF	T5IF	T4IF	OC4IF	OC3IF I	DMA2IF	I	I		INT1IF	CNIF	CMIF	MI2C1IF	SI2C1IF	0000
IFS2	0804										IC4IF	IC3IF	DMA3IF	C1IF	C1RXIF	SPI2IF	SPIZEIF	0000
IFS3	0806				I	I					I	Ι	I	Ι	MI2C2IF	SI2C2IF	I	0000
IFS4	0808			CTMUIF	I	I				I	C1TXIF	I	I	CRCIF	U2EIF	U1EIF		0000
IFS6	080C		Ι		I	I				I	Ι	Ι	I	Ι	I	Ι	PWM3IF	0000
IFS8	0810	JTAGIF	ICDIF		I	I				I	Ι	Ι	I	Ι	Ι	Ι	Ι	0000
IFS9	0812		Ι		I	I				I	PTG3IF	PTG2IF	PTG1IF	PTG0IF	PTGWDTIF	PTGSTEPIF	Ι	0000
IEC0	0820		DMA1IE	AD1IE	U1TXIE	U1RXIE	SP111E	SP11EIE	T3IE	T2IE	OC2IE	IC2IE	DMA0IE	T1IE	OC1IE	IC1IE	INTOIE	0000
IEC1	0822	U2TXIE	UZRXIE	INT2IE	T5IE	T4IE	OC4IE	OC3IE I	DMA2IE	I	I		INT1IE	CNIE	CMIE	MI2C1IE	SI2C1IE	0000
IEC2	0824	1			Ι	I				I	IC4IE	IC3IE	DMA3IE	C1IE	C1RXIE	SPI2IE	SPI2EIE	0000
IEC3	0826		Ι		I	I				Ι			I	Ι	MI2C2IE	SI2C2IE		0000
IEC4	0828			CTMUIE	I	I					C1TXIE	Ι	I	CRCIE	UZEIE	U1EIE		0000
IEC8	0830	JTAGIE	ICDIE		Ι	I	1	1			I				I	I		0000
IEC9	0832				I						PTG3IE	PTG2IE	PTG1IE	PTG0IE	PTGWDTIE	PTGWDTIE PTGSTEPIE		0000
IPC0	0840			T1IP<2:0>			0	OC1IP<2:0>		I		IC1IP<2:0>		Ι		INT0IP<2:0>		4444
IPC1	0842	1		T2IP<2:0>			0	OC2IP<2:0>				IC2IP<2:0>				DMA0IP<2:0>		4444
IPC2	0844		L	U1RXIP<2:0>			S	SPI1IP<2:0>			5	SPI1EIP<2:0>	Δ	Ι		T3IP<2:0>		4444
IPC3	0846		Ι		I		D	DMA1IP<2:0>	^	I		AD11P<2:0>		Ι		U1TXIP<2:0>		0444
IPC4	0848			CNIP<2:0>			0	CMIP<2:0>		I	2	MI2C1IP<2:0>	^	Ι	S	SI2C1IP<2:0>		4444
IPC5	084A				Ι							Ι	Ι			INT11P<2:0>		0004
IPC6	084C			T4IP<2:0>		Ι	0	0C4IP<2:0>				OC3IP<2:0>		Ι	С	DMA2IP<2:0>		4444
IPC7	084E	I	٦	U2TXIP<2:0>		Ι	,U	U2RXIP<2:0>	٨		-	INT2IP<2:0>	٨			T5IP<2:0>		4444
IPC8	0850	I		C1IP<2:0>		Ι	Ċ	C1RXIP<2:0>	٨			SPI2IP<2:0>	^	Ι	S	SPI2EIP<2:0>		4444
PC9	0852				Ι	Ι	1	IC4IP<2:0>				IC3IP<2:0>		Ι	С	DMA3IP<2:0>		0444
IPC11	0856			1	I	Ι					Ι	Ι	I	Ι	Ι	Ι	Ι	0000
IPC12	0858				I		MI	MI2C2IP<2:0>	Δ			SI2C2IP<2:0>	Δ	Ι		I		0440
IPC16	0860)	CRCIP<2:0>			D	U2EIP<2:0>		I		U1EIP<2:0>		Ι	I	Ι		4440
IPC17	0862		Ι		I		Ö	C1TXIP<2:0>	^	I	Ι	Ι	I	Ι	Ι	Ι	Ι	0400
IPC 19	0866				Ι	Ι					C	CTMUIP<2:0>	4	Ι		Ι	Ι	0040
IPC35	0886	I	J	JTAGID<2:0>		Ι)	ICDIP<2:0>			Ι		Ι	Ι		Ι	Ι	4400
IPC36	0888	I	ц	PTG0IP<2:0>		Ι	PG	PGWDTIP<2:0>	6	I	ΡŢ	PTGSTEPIP<2:0>	<0:	Ι	Ι	Ι	Ι	4440
IPC37	088A	I	Ι	I	Ι	I	Р	PTG3IP<2:0>	^	I	4	PTG2IP<2:0>	^	Ι	±	PTG1IP<2:0>		0444
Legend:	Ï	= unimplen	hented, read	= unimplemented, read as '0'. Reset values are shown in hexadecimal	et values an	e shown in h	nexadecim	nal.										

dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X, AND PIC24EPXXXGP/MC20X

	AII Resets	0000	8000	0000	0000	0000
	Bit 0		INTOEP		SGHT	
6	Bit 1	OSCFAIL	INT1EP	1	1	
NTINUED	Bit 2	STKERR	INTZEP	-	-	
TABLE 4-5: INTERRUPT CONTROLLER REGISTER MAP FOR dsPIC33EPXXXGP50X DEVICES ONLY (CONTINUED)	Bit 3	ERR OVATE OVBTE COVTE SFTACERR DIVOERR DMACERR MATHERR ADDRERR STKERR				VECNUM<7:0>
ICES ON	Bit 5 Bit 4	MATHERR	Ι	DOOVR	Ι	VECN
0X DEVI	Bit 5	DMACERR	I	DAE	I	
XXGP5	Bit 6	DIVOERR		I		
IC33EPX	Bit 7	SFTACERR	I	I	l	
JR dsP	Bit 8	COVTE				
MAP FO	Bit 10 Bit 9 Bit 8	OVBTE	I	I	I	3:0>
STER I	Bit 10	OVATE				ILR<3:0>
R REGI	Bit 11	COVBERR	Ι	Ι	Ι	
LROLLE	Bit 12	ITCON1 08C0 NSTDIS OVAERR OVBERR COVAER COVB	Ι	Ι	I	I
T CON	File Addr. Bit 15 Bit 14 Bit 13 Jame	OVBERR	DISI SWTRAP	Ι	I	I
TERRUP	Bit 14	OVAERR	DISI			
N	Bit 15	NSTDIS	ITCON2 08C2 GIE	I	I	
4-5:	Addr.	08C0	08C2	08C4	08C6	08C8
TABLE	File Name	INTCON1	INTCON2	INTCON3 08C4	INTCON4 08C6	INTTREG 08C8

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-6:	: 4-6:		rerrup	T CONT	INTERRUPT CONTROLLER RE	R REGIS	STER N	NAP FO	R dsPI	GISTER MAP FOR dsPIC33EPXXXMC20X DEVICES ONLY	XXMC2	0X DEVI	CES ON	۲				
File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	AII Resets
IFS0	0800		DMA1IF	AD1IF	U1TXIF	U1RXIF	SP111F	SPI1EIF	T3IF	T2IF	OC2IF	IC2IF	DMA0IF	T1IF	OC1IF	IC1IF	INTOIF	0000
IFS1	0802	U2TXIF	UZRXIF	INT2IF	T5IF	T4IF	OC4IF	OC3IF	DMA2IF	I	Ι	Ι	INT1IF	CNIF	CMIF	MI2C1IF	SI2C1IF	0000
IFS2	0804								Ι	I	IC4IF	IC3IF	DMA3IF		-	SPI2IF	SPI2EIF	0000
IFS3	0806					Ι	QE11F	PSEMIF		I		I	I		MI2C2IF	SI2C2IF		0000
IFS4	0808			CTMUIF										CRCIF	U2EIF	U1EIF		0000
IFS5	080A	PWM2IF	PWM1IF	I		Ι				I	I	Ι	I	I	-	I	Ι	0000
IFS6	080C			Ι	I	Ι			1	I	Ι	Ι	Ι		Ι		PWM3IF	0000
IFS8	0810	JTAGIF	ICDIF	Ι	I	Ι	Ι	I	1	Ι	Ι	Ι	Ι	I	Ι	I	Ι	0000
IFS9	0812		Ι	Ι	I	1	Ι	I	I	I	PTG3IF	PTG2IF	PTG1IF	PTG0IF	PTGWDTIF	PTGSTEPIF	I	0000
IEC0	0820		DMA1IE	AD1IE	U1TXIE	U1RXIE	SPI1IE	SPI1EIE	T3IE	T2IE	OC2IE	IC2IE	DMAOIE	T1IE	OC1IE	IC1IE	INTOIE	0000
IEC1	0822	U2TXIE	UZRXIE	INT2IE	T5IE	T4IE	OC4IE	OC3IE	DMA2IE	Ι	Ι		INT1IE	CNIE	CMIE	MI2C1IE	SI2C1IE	0000
IEC2	0824		I	Ι			Ι		Ι	I	IC4IE	IC3IE	DMA3IE	I	I	SPI2IE	SPI2EIE	0000
IEC3	0826						QEI 1 IE	PSEMIE		I			I		MI2C2IE	SI2C2IE	I	0000
IEC4	0828		Ι	CTMUIE		-				I		Ι	1	CRCIE	U2EIE	U1EIE		0000
IEC5	082A	PWM2IE	PWM1IE	I		Ι				I	I	Ι	Ι	I	-	I	Ι	0000
IEC6	082C	Ι	Ι	Ι	Ι		Ι	I	I	I	Ι		I	I		Ι	PWM3IE	0000
IEC8	0830	JTAGIE	ICDIE						Ι	I			Ι	I	-			0000
IEC9	0832									I	PTG3IE	PTG2IE	PTG1IE	PTG0IE	PTGWDTIE	PTGWDTIE PTGSTEPIE	I	0000
IPC0	0840	Ι		T1IP<2:0>		Ι	0	0C1IP<2:0>	^	I		IC1IP<2:0>		I		INT0IP<2:0>		4444
IPC1	0842			T2IP<2:0>			0	OC2IP<2:0>				IC2IP<2:0>		I		DMA0IP<2:0>		4444
IPC2	0844	Ι	٦	U1RXIP<2:0>	^	Ι	0	SPI1IP<2:0>	^	I	S	SPI1EIP<2:0>	~	I		T3IP<2:0>		4444
IPC3	0846	I	Ι	I	Ι	Ι	D	DMA1IP<2:0>	^	I		AD11P<2:0>		I	ן	U1TXIP<2:0>		0444
IPC4	0848			CNIP<2:0>		-	-	CMIP<2:0>		I	V	MI2C1IP<2:0>	~	I	0	SI2C1IP<2:0>		4444
IPC5	084A	I	Ι	I		Ι				I	I	Ι	I	I		INT11P<2:0>		0004
IPC6	084C	Ι		T4IP<2:0>		Ι	0	0C4IP<2:0>	^	I	-	OC3IP<2:0>		I		DMA2IP<2:0>		4444
IPC7	084E	Ι	ר	U2TXIP<2:0>	~	Ι	С	U2RXIP<2:0>	<u>^</u>	I	_	INT2IP<2:0>		I		T5IP<2:0>		4444
IPC8	0850		Ι	Ι	Ι		C	C1RXIP<2:0>	4			SPI2IP<2:0>		I	0	SPI2EIP<2:0>		0444
IPC9	0852		Ι	Ι	Ι	Ι		IC4IP<2:0>				IC3IP<2:0>		Ι		DMA3IP<2:0>		0444
IPC12	0858		Ι	Ι	Ι	Ι	Δ	MI2C2IP<2:0>	4		0)	SI2C2IP<2:0>	^	Ι	-	Ι	Ι	0440
IPC14	085C	Ι	Ι	Ι	Ι	Ι	0	QE11IP<2:0>	^	Ι	ц	PSEMIP<2:0>	~	I	—	Ι	Ι	0440
IPC16	0860	Ι		CRCIP<2:0>		Ι	ſ	U2EIP<2:0>		I		U1EIP<2:0>		I	-	1	Ι	4440
IPC19	0866				Ι	Ι				I	C	CTMUIP<2:0>	~	I	Ι	1	I	0040
IPC23	086E		ц	PWM2IP<2:0>	4		Ę.	PWM1IP<2:0>	۵	I	Ι		Ι	I	Ι	Ι	Ι	4400
IPC24	0870	Ι	Ι	Ι	Ι	Ι	Ι	Ι		Ι	Ι	Ι	Ι	I	Δ.	PWM3IP<2:0>		0004
IPC35	0886	I	,	JTAGID<2:0>	^	Ι		ICDIP<2:0>		I	I	Ι	I	I	I		I	4400
Legend:		= unimplen	nented, rea	d as '0'. Res	= unimplemented, read as '0'. Reset values are shown in hexadecimal	e shown in	hexadecir	nal.										

dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X, AND PIC24EPXXXGP/MC20X

TABLE	4-6:	INI	TERRUP	T CON	TABLE 4-6: INTERRUPT CONTROLLER RE(R REGIS	STER N	1AP FC	R dsP	GISTER MAP FOR dsPIC33EPXXXMC20X DEVICES ONLY (CONTINUED)	XXMC2	OX DEVI	CES ON	LY (CON	ITINUED	6		
File Name	Addr.	File Addr. Bit 15 Vame	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10 Bit 9		Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
IPC36	0888	Ι		PTG0IP<2:0>	Δ	Ι	ЪG	PGWDTIP<2:0>	-0	Ι	Ъ	PTGSTEPIP<2:0>	<0:	I	I	I	I	4440
IPC37	088A	Ι				1	Ē	PTG3IP<2:0>	4		4	PTG2IP<2:0>			ш	PTG11P<2:0>		0444
INTCON1	08C0	NSTDIS	OVAERR	OVBERR	COVAERR	COVBERR	OVATE	OVBTE	COVTE	NTCON1 08C0 NSTDIS OVAERR OVBERR COVBERR OVATE OVBTE COVTE SFTACERR DIVOER DMACERR MATHERR ADDRERR STKERR	DIVOERR	DMACERR	MATHERR	ADDRERR	STKERR	OSCFAIL	1	0000
INTCON2 08C2	08C2	GIE	DISI	SWTRAP	Ι	I				I	I	I	I		INT2EP	INT1EP	INTOEP	8000
INTCON3 08C4	08C4		I	I	I	I				I		DAE	DOOVR	I	I	I		0000
INTCON4 08C6	08C6	I	I	Ι	Ι	I				I			I	I	I	I	SGHT	0000
INTTREG 08C8	08C8	I	Ι	Ι	Ι		ILR<3:0>	<0:{					VECNL	VECNUM<7:0>				0000
Legend:		= unimplen	nented, rea	d as '0'. Ret	— = unimplemented, read as '0'. Reset values are shown	re shown in h	n in hexadecimal.	.lal										

Bit 12 Bit 11 Bit 11 U1TXIF U1RXIF SPI1IF T5IF T4IF OC4IF 0E11IF 0E11IF	Bit 9 Bit 8 SPI1EIF T3IF	Bit 7 T2IF		t5 Bit4	Bit 3	Bit 2	Bit 1	Bit 0	
U1RXIF SP11IF T4IF OC4IF OC4IF OC4IF OE11F OE11F 	SP11EIF	T2IF	_						All Resets
T4IF OC4IF - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -				IC2IF DMA0IF	T1IF	OC1IF	IC1IF	INTOIF	0000
	OC3IF DMA2IF	1		- INT1IF	CNIF	CMIF	MI2C1IF	SI2C1IF	0000
			IC4IF IC3IF	3IF DMA3IF	C1IF	C1RXIF	SPI2IF	SPI2EIF	0000
	PSEMIF —			-	Ι	MI2C2IF	SI2C2IF		0000
			C1TXIF -		CRCIF	U2EIF	U1EIF		0000
		I			I			Ι	0000
		1			Ι	Ι	Ι	PWM3IF	0000
	-			-	Ι	I			0000
			PTG3IF PTG2IF	2IF PTG1IF	PTG0IF	PTGWDTIF	PTGWDTIF PTGSTEPIF	1	0000
U1TXIE U1RXIE SPI1IE	SPI1EIE T3IE	T2IE	OC2IE IC2IE	DMA0IE	T1IE	OC1IE	IC1IE	INTOIE	0000
T5IE T4IE OC4IE	OC3IE DMA2IE			- INT1IE	CNIE	CMIE	MI2C1IE	SI2C1IE	0000
-			IC4IE IC3IE	IE DMA3IE	C1IE	C1RXIE	SPI2IE	SPI2EIE	0000
- QEI1IE	PSEMIE —			-	Ι	MI2C2IE	SI2C2IE	Ι	0000
			C1TXIE -		CRCIE	U2EIE	U1EIE		0000
-		Ι			Ι	Ι	Ι	Ι	0000
-	-			-	Ι	I	Ι	PWM3IE	0000
		I			Ι	Ι	Ι	Ι	0000
					Ι	Ι	Ι	Ι	0000
			PTG3IE PTG2IE	2IE PTG1IE	PTG0IE	PTGWDTIE	PTGWDTIE PTGSTEPIE	Ι	0000
0	OC1IP<2:0>	Ι	IC1IP<2:0>	<2:0>	Ι		INT0IP<2:0>		4444
0	OC2IP<2:0>	Ι	IC2IP<2:0>	<2:0>	Ι		DMA0IP<2:0>		4444
ک	SPI1IP<2:0>	Ι	SPI1EIP<2:0>	P<2:0>	Ι		T3IP<2:0>		4444
- D	DMA1IP<2:0>	Ι	AD11P<2:0>	<2:0>	Ι		U1TXIP<2:0>		0444
-	CMIP<2:0>		MI2C1IP<2:0>	P<2:0>	Ι	55	SI2C1IP<2:0>		4444
		I			I		INT1IP<2:0>		0004
0	0C4IP<2:0>	Ι	OC3IP<2:0>	<2:0>	Ι		DMA2IP<2:0>		4444
- n;	U2RXIP<2:0>	Ι	INT2IP<2:0>	<2:0>	Ι		T5IP<2:0>		4444
1	C1RXIP<2:0>	Ι	SPI2IP<2:0>	<2:0>	Ι	55	SPI2EIP<2:0>		4444
-	IC4IP<2:0>		IC3IP<2:0>	<2:0>	Ι		DMA3IP<2:0>		0444
- W	MI2C2IP<2:0>	Ι	SI2C2IP<2:0>	P<2:0>	Ι	Ι	Ι	Ι	0440
۱ ۵	QEI1IP<2:0>	Ι	PSEMIP<2:0>	P<2:0>	Ι	I	Ι	Ι	0440
د ا	U2EIP<2:0>	Ι	U1EIP<2:0>	<2:0>	I	I	Ι	I	4440
с 	C1TXIP<2:0>	I			I	I	Ι	Ι	0400
		Ι	CTMUIP<2:0>	P<2:0>	Ι	Ι	Ι	Ι	0040
	PWM11P<2:0>	I						I	4400

TABLE	4-7:	Z	TABLE 4-7: INTERRUPT CONTROLLER RE	L CON	TROLLE		STER N	MAP FC	JR dsP	GISTER MAP FOR dSPIC33EPXXXMC50X DEVICES ONLY (CONTINUED)	XXMC50		CES ON		NTINUEL	^		
File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	AII Resets
IPC24	0870	I		I				I	I	I	1	1	1	1	Ľ	PWM3IP<2:0>		0004
IPC35	0886		ſ	JTAGID<2:0>	4		-	ICDIP<2:0>	^	Ι		I	1		Ι	-	Ι	4400
IPC36	0888	I	Ч	PTG0IP<2:0>	4		PG	PGWDTIP<2:0>	< <u>0</u>		ΡT(PTGSTEPIP<2:0>	6	I	I	I	I	4440
IPC37	088A	Ι		I	Ι		Ч	PTG3IP<2:0>	6		Ē	PTG2IP<2:0>		I		PTG1IP<2:0>		0444
INTCON1 08C0 NSTDIS	08C0	NSTDIS	OVAERR	OVBERR	COVAERR	COVBERR	OVATE	OVBTE	COVTE	OVAERR OVBERR COVAERR COVBERR OVATE OVBTE COVTE SFTACERR DIVOERR DMACERR MATHERR ADDRERR STKERR	DIVOERR	DMACERR	MATHERR.	ADDRERR	STKERR	OSCFAIL	I	0000
INTCON2 08C2	08C2	GIE	DISI	SWTRAP				I	I	I	1	I		1	INT2EP	INT1EP	INTOEP	8000
INTCON3 08C4	08C4	I	I	I	Ι	I	I	I		Ι	I	DAE	DOOVR	I	Ι	I	Ι	0000
INTCON4 08C6	08C6	I		I	Ι	I		Ι	Ι	I	1	I			I		SGHT	0000
INTTREG 08C8	08C8	Ι	Ι	Ι	Ι		ILR<3:0>	3:0>					VECNL	VECNUM<7:0>				0000
Legend:		: unimpler		1 as '0'. Re.	set values a	re shown in h	in hexadecimal.	nal.										

(CONTINUED) > C U ۵ C

© 2011-2012 Microchip Technology Inc.

IADLE 4-0.	-0.					2012												
SFR Name Addr.	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TMR1	0100								Timer1 I	Timer1 Register								XXXX
PR1	0102								Period Register	egister 1								FFFF
T1CON	0104	TON	I	TSIDL	I			I	I	I	TGATE	TCKPS<1:0>	<1:0>	I	TSYNC	TCS	I	0000
TMR2	0106								Timer2 I	Timer2 Register								XXXX
TMR3HLD	0108						Timer'	3 Holding F	Register (for	32-bit time	Timer3 Holding Register (for 32-bit timer operations only)	only)						XXXX
TMR3	010A								Timer3 I	Timer3 Register								XXXX
PR2	010C								Period R	Period Register 2								FFFF
PR3	010E								Period R	Period Register 3								FFFF
T2CON	0110	TON		TSIDL	Ι	I	I	I	I	I	TGATE	TCKPS<1:0>	<1:0>	T32	I	TCS	I	0000
T3CON	0112	TON		TSIDL		I		I	Ι		TGATE	TCKPS<1:0>	<1:0>			TCS	I	0000
TMR4	0114								Timer4 I	Timer4 Register								XXXX
TMR5HLD	0116						Tim	ier5 Holdin	g Register (for 32-bit op	Timer5 Holding Register (for 32-bit operations only)	(y)						XXXX
TMR5	0118								Timer5 I	Timer5 Register								XXXX
PR4	011A								Period R	Period Register 4								FFF
PR5	011C								Period R	Period Register 5								FFFF
T4CON	011E	TON		TSIDL	Ι	I	1	I			TGATE	TCKPS<1:0>	<1:0>	T32	1	TCS	I	0000
T5CON	0120	TON		TSIDL		I		I			TGATE	TCKPS<1:0>	<1:0>	I		TCS	I	0000
Legend:	x = ur	Iknown val	ue on Reset	t, — = unim	plemented,	read as '0'.	x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal	s are show	n in hexade	scimal.								

TABLE 4-8: TIMER1 THROUGH TIMER5 REGISTER MAP

Downloaded from Arrow.com.

TABLE 4-9:	4-9:	INPU	T CAPT	URE 1 T	INPUT CAPTURE 1 THROUGH I		T CAPT	URE 4	REGIST	NPUT CAPTURE 4 REGISTER MAP	0							
File Name Addr.	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
IC1CON1	0140		1	ICSIDL	-	ICTSEL<2:0>				I	ICI<1:0>	< <u>.</u>	ICOV	ICBNE		ICM<2:0>		0000
IC1CON2	0142	Ι	Ι	Ι	Ι	Ι	Ι	I	IC32	ICTRIG	TRIGSTAT	Ι		SΥ	SYNCSEL<4:0>	4		0000
IC1BUF	0144							Inpu	it Capture 1	Input Capture 1 Buffer Register	lister							XXXX
IC1TMR	0146								Input Capt	Input Capture 1 Timer								0000
IC2CON1	0148	Ι	Ι	ICSIDL	-	ICTSEL<2:0>		I	Ι	Ι	ICI<1:0>	< <u>.</u>	ICOV	ICBNE		ICM<2:0>		0000
IC2CON2	014A	Ι	Ι	1	Ι	Ι	I	I	IC32	ICTRIG	TRIGSTAT	I		SΥ	SYNCSEL<4:0>	<u>^</u>		000D
IC2BUF	014C							Inpu	It Capture 5	Input Capture 2 Buffer Register	lister							XXXX
IC2TMR	014E								Input Capt	Input Capture 2 Timer								0000
IC3CON1	0150	Ι	Ι	ICSIDL	-	ICTSEL<2:0>		I	Ι	Ι	ICI<1:0>	< <u>.</u>	ICOV	ICBNE		ICM<2:0>		0000
IC3CON2	0152	Ι	Ι	Ι	Ι	Ι	Ι	I	IC32	ICTRIG	TRIGSTAT	Ι		SΥ	SYNCSEL<4:0>	4		0000
IC3BUF	0154							Inpu	tt Capture 3	Input Capture 3 Buffer Register	lister							XXXX
IC3TMR	0156								Input Capt	Input Capture 3 Timer								0000
IC4CON1	0158	-	Ι	ICSIDL	-	ICTSEL<2:0>		I		Ι	ICI<1:0>	<0:	ICOV	ICBNE		ICM<2:0>		0000
IC4CON2	015A	Ι	Ι	Ι	Ι	Ι	Ι	I	IC32	ICTRIG	TRIGSTAT	Ι		SΥ	SYNCSEL<4:0>	4		0000
IC4BUF	015C							Inpu	it Capture 4	Input Capture 4 Buffer Register	lister							XXXX
IC4TMR	015E								Input Capt	Input Capture 4 Timer								0000
Legend:	x = unkn	own value	on Reset, -	\mathbf{x} = unknown value on Reset, — = unimplemented, read as	mented, rea		^{0'.} Reset values are shown in hexadecimal.	tre shown ir	n hexadecir	nal.								

© 2011-2012 Microchip Technology Inc.

COMF	
1 THROUGH OUTPUT COMI	
OUGH (
UT COMPARE	
UTPUT CC	
OUTP	
4-10:	
TABLE 4-10:	

TABLE	1-10:	OUTI	PUT CC	MPAR	Ξ 1 THR	OUGH C	DUTPU	COMP.	ARE 4	REGISI	TABLE 4-10: OUTPUT COMPARE 1 THROUGH OUTPUT COMPARE 4 REGISTER MAP	۵						
File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
OC1CON1	0060			OCSIDL	0	OCTSEL<2:0>			ENFLTB	ENFLTA		OCFLTB	OCFLTA	TRIGMODE	_	OCM<2:0>		0000
OC1CON2	0902	FLTMD	FLTOUT	FLTTRIEN	OCINV	I	I	1	0C32	OCTRIG	TRIGSTAT	OCTRIS		SYI	SYNCSEL<4:0>			0000
OC1RS	0904							Outpr	t Compare	Output Compare 1 Secondary Register	y Register							XXXX
OC1R	9060								Output Cor	Output Compare 1 Register	jister							XXXX
OC1TMR	0908								Timer V	Timer Value 1 Register	er							XXXX
OC2CON1	A060		I	OCSIDL	0	OCTSEL<2:0>		I	ENFLTB	ENFLTA	I	OCFLTB	OCFLTA	TRIGMODE		OCM<2:0>		0000
OC2CON2	090C	FLTMD	FLTOUT	FLTTRIEN	OCINV	I	I	I	0C32	OCTRIG	TRIGSTAT	OCTRIS		SYI	SYNCSEL<4:0>			0000
OC2RS	3060							Outpr	ut Compare	Output Compare 2 Secondary Register	y Register							XXXX
OC2R	0910								Output Cor	Output Compare 2 Register	jister							XXXX
OC2TMR	0912								Timer V	Timer Value 2 Register	er							XXXX
OC3CON1	0914	Ι	Ι	OCSIDL	0	OCTSEL<2:0>		Ι	ENFLTB	ENFLTA	-	OCFLTB	OCFLTA	TRIGMODE	-	OCM<2:0>		0000
OC3CON2	0916	FLTMD	FLTOUT	FLTTRIEN	OCINV	1	I	I	0C32	OCTRIG	TRIGSTAT	OCTRIS		SYI	SYNCSEL<4:0>			0000
OC3RS	0918							Outpr	ut Compare	Output Compare 3 Secondary Register	y Register							XXXX
OC3R	091A								Output Cor	Output Compare 3 Register	jister							XXXX
OC3TMR	091C								Timer V	Timer Value 3 Register	er							XXXX
OC4CON1	091E		I	OCSIDL	0	OCTSEL<2:0>		ENFLTC	ENFLTB	ENFLTA	OCFLTC	OCFLTB	OCFLTA	TRIGMODE		OCM<2:0>		0000
OC4CON2	0920	FLTMD	FLTOUT	FLTTRIEN	OCINV	1	I	1	0C32	OCTRIG	TRIGSTAT	OCTRIS		SYI	SYNCSEL<4:0>			0000
OC4RS	0922							Outpr	ut Compare	Output Compare 4 Secondary Register	y Register							XXXX
OC4R	0924								Output Cor	Output Compare 4 Register	jister							XXXX
OC4TMR	0926								Timer Va	Timer Value 4 Register	er							XXXX
Legend:	IN =	nimplement	ed, read as	'0'. Reset νε	alues are sho	— = unimplemented, read as '0'. Reset values are shown in hexadecimal	cimal.											

DS70657F-page 76

TABLE 4-11:	-11:	PTG F	REGIST	PTG REGISTER MAP	0													
File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
PTGCST	0AC0	PTGEN	I	PTGSIDL	PTGTOGL	I	PTGSWT	I	PTGIVIS	PTGSTRT	PTGWTO	I	I	1	I	PTGITM<1:0>	<1:0>	0 0 0 0
PTGCON	0AC2	4	PTGCLK<2:0>	ê.		Ē	PTGDIV<4:0>				PTGPWD<3:0>	><3:0>			ΡΤ	PTGWDT<2:0>	4	0 0 0 0
PTGBTE	0AC4								PTGBTE<15:0>	15:0>								0 0 0 0
PTGHOLD	0AC6								PTGHOLD<15:0>	<15:0>								0 0 0 0
PTGT0LIM	0AC8								PTGT0LIM<15:0>	<15:0>							<u> </u>	0 0 0 0
PTGT1LIM	OACA								PTGT1LIM<15:0>	<15:0>							<u> </u>	0 0 0 0
PTGSDLIM	DACC							_	PTGSDLIM<15:0>	<15:0>							<u> </u>	0 0 0 0
PTGC0LIM	OACE								PTGC0LIM<15:0>	<15:0>							<u> </u>	0 0 0 0
PTGC1LIM	0AD0								PTGC1LIM<15:0>	<15:0>								0 0 0 0
PTGADJ	0AD2								PTGADJ<15:0>	15:0>							<u> </u>	0 0 0 0
PTGL0	0AD4								PTGL0<15:0>	5:0>								0 0 0 0
PTGQPTR	0AD6	Ι	Ι	Ι	Ι	-	Ι	Ι	Ι	-	Ι			PTG	PTGQPTR<4:0>	<0.		0 0 0 0
PTGQUE0	0AD8				STEP	STEP1<7:0>							STEP0<7:0>	-05				0000
PTGQUE1	0ADA				STEP	STEP3<7:0>			_				STEP2<7:0>	-02				0000
PTGQUE2	0ADC				STEP	STEP5<7:0>							STEP4<7:0>	-05				0000
PTGQUE3	0ADE				STEP	STEP7<7:0>							STEP6<7:0>	-22				0000
PTGQUE4	0AE0				STEP	STEP9<7:0>							STEP8<7:0>	<0>				0 0 0 0
PTGQUE5	0AE2				STEP	STEP11<7:0>							STEP10<7:0>	7:0>			<u> </u>	0 0 0 0
PTGQUE6	0AE4				STEP	STEP13<7:0>							STEP12<7:0>	7:0>				0 0 0 0
PTGQUE7	0AE6				STEP	STEP15<7:0>							STEP14<7:0>	7:0>				0 0 0 0
Legend:	un = x	known valt	le on Res∉	s t, — = unim	\mathbf{x} = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal	ad as '0'. R	eset values a	tre shown in	hexadecim	al.								

© 2011-2012 Microchip Technology Inc.

TABLE 4	-12:	TABLE 4-12: PWM REGISTER MAP FOR dsl	EGISTE	R MAP	FOR de	sPIC33E	PXXXN	1C20X/50	PIC33EPXXXMC20X/50X and PIC24EPXXXMC20X DEVICES ONLY	C24EP)	(XXMC:	20X DE	:VICES	ONLY				
File Name Addr.	Addr.	Bit 15	Bit 14	Bit 14 Bit 13	Bit 12	Bit 11	Bit 10	Bit 10 Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 5 Bit 4 Bit 3 Bit 2	Bit 1	Bit 0	All Resets
PTCON	0C00	PTEN	1	PTSIDL	SESTAT	SEIEN	EIPU	SYNCPOL	EIPU SYNCPOL SYNCOEN SYNCEN	SYNCEN	SYN	SYNCSRC<2:0>	<0		SEV	SEVTPS<3:0>		0000
PTCON2	0C02		I	Ι	Ι		I	Ι	Ι	I	I			I	ц	PCLKDIV<2:0>	^	0000
PTPER	0C04								PTPER<15:0>	< <u>0</u>								00F8
SEVTCMP 0C06	0C06								SEVTCMP<15:0>	5:0>								0000
MDC	0C0A								MDC<15:0>	4								0000
СНОР	0C1A	0C1A CHPCLKEN	I	Ι	Ι	I						CHOPCLK<9:0>	<0:6>>					0000
PWMKEY 0C1E	0C1E								PWMKEY<15:0>	5:0>								0000

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

PWM GENERATOR 1 REGISTER MAP FOR dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X DEVICES ONLY TABLE 4-13:

												ŀ		t	ŀ			ſ
File Name Addr.	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
PWMCON1	0C20	FLTSTAT	CLSTAT	TRGSTAT	FLTIEN	CLIEN	TRGIEN	ITB	MDCS	DTC<1:0>	1:0>	DTCP	1	MTBS	CAM	XPRES	IUE	0000
IOCON1	0C22	PENH	PENL	HOOH	POLL	PMOD	PMOD<1:0>	OVRENH	OVRENL	OVRDAT<1:0>	T<1:0>	FLTDAT<1:0>	T<1:0>	CLDAT<1:0>	-1:0>	SWAP	OSYNC	0000
FCLCON1	0C24	1			CLSRC<4:0>	^		CLPOL	CLMOD		FLI	FLTSRC<4:0>	^		FLTPOL	FLTMOD<1:0>	D<1:0>	0000
PDC1	0C26								PDC1<15:0>	^								FFF8
PHASE1	0C28								PHASE1<15:0>	<0>								0000
DTR1	0C2A	1	Ι							DTR1<13:0>	<0							0000
ALTDTR1	0C2C	-	Ι						A	ALTDTR1<13:0>	3:0>							0000
TRIG1	0C32							-	TRGCMP<15:0>	5:0>								0000
TRGCON1	0C34		TRGDIV<3:0>	V<3:0>		I	I	I	I	Ι	I			TRGS	TRGSTRT<5:0>			0000
LEBCON1	0C3A	ЯНЧ	ЫНF	PLR	PLF	FLTLEBEN	CLLEBEN		Ι	Ι		BCH	BCL	ВРНН	BPHL	ВРLН	BPLL	0000
LEBDLY1	0C3C	Ι	Ι	Ι	Ι						LEB<11:0>	6						0000
AUXCON1	0C3E	-	I	I	Ι		BLANKSEL<3:0>	EL<3:0>		Ι			CHOPCLK<3:0>	K<3:0>		CHOPHEN CHOPLEN	CHOPLEN	0000
Legend: x = unknown value on Reset, — = unimplemented, read as	: = unkno	wn value on	n Reset, —	= unimplem∈	ented, read	as '0'. Rese	⁰ . Reset values are shown in hexadecimal	shown in he	xadecimal.									

dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X, AND PIC24EPXXXGP/MC20X

DS70657F-page 78

© 2011-2012 Microchip Technology Inc.

dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X, AND PIC24EPXXXGP/MC20X

0000

CHOPHEN CHOPLEN

CHOPSEL<3:0>

LEB<11:0> I

I

BLANKSEL<3:0>

x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

I I

I I

I I

AUXCON3

Legend:

0C7A 0C7C 0C7E

LEBCON3 LEBDLY3

PLR I I

TABLE 4-16:	-16:	QEI1	REGIS	STER MA	QEI1 REGISTER MAP FOR dsP	sPIC33E	PXXXMC	IC33EPXXXMC20X/50X and PIC24EPXXXMC20X DEVICES ONLY	and PIC	324EPX)	XXMC2	0X DEVI	CES ON	١٢				
File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0 F	All Resets
QE11CON	01C0	QEIEN		QEISIDL	4	PIMOD<2:0>		IMV<1:0>	1:0>			INTDIV<2:0>	_	CNTPOL	GATEN	CCM<1:0>		0000
QEI1IOC	01C2	01C2 QCAPEN FLTREN	FLTREN	-	QFDIV<2:0>		OUTFN	OUTFNC<1:0>	SWPAB	HOMPOL	IDXPOL	QEBPOL	QEAPOL	HOME	INDEX	QEB	QEA	x000
QE11STAT	01C4	I		PCHEQIRQ	PCHEQIRQ PCHEQIEN PCI	PCLEQIRQ	PCLEQIEN	LEQIRQ PCLEQIEN POSOVIRQ POSOVIEN PCIIRQ	POSOVIEN	PCIIRQ	PCIIEN	PCIIEN VELOVIRQ VELOVIEN HOMIRQ HOMIEN IDXIRQ	VELOVIEN	HOMIRQ	HOMIEN		IDXIEN	0000
POS1CNTL	01C6							L.	POSCNT<15:0>	<0:								0000
POS1CNTH 01C8	01C8							Ā	POSCNT<31:16>	16>								0000
POS1HLD	01CA							ш	POSHLD<15:0>	<0:								0000
VEL1CNT	01CC							/	VELCNT<15:0>	<0:								0000
INT1TMRL	01CE							-	INTTMR<15:0>	<0								0000
INT1TMRH	01D0							4	INTTMR<31:16>	16>								0000
INT1HLDL	01D2							_	INTHLD<15:0>	<0								0000
INT1HLDH	01D4							=	NTHLD<31:16>	16>								0000
INDX1CNTL	01D6							4	INDXCNT<15:0>	<0>								0000
INDX1CNTH 01D8	01D8							Z	INDXCNT<31:16>	16>								0000
INDX1HLD	01DA							4	INDXHLD<15:0>	<0>								0000
QE11GECL	01DC)	QEIGEC<15:0>	<0								0000
QEI1ICL	01DC								QEIIC<15:0>	4								0000
QE11GECH	01DE							0	QEIGEC<31:16>	16>								0000
QEI1ICH	01DE								QEIIC<31:16>	5>								0000
QEI1LECL	01E0)	QEILEC<15:0>	<0								0000
QEI1LECH	01E2							0	QEILEC<31:16>	16>								0000
Legend: x	= unkn	own value	on Reset	; — = unimple	x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.	d as '0'. Res€	et values are	shown in he;	xadecimal.									

DS70657F-page 80

TABLE 4-17:	4-17:	12C1	and I2C	12C1 and 12C2 REGISTER MAP	TER MA	۵,												
File Name	Addr.	Bit 15	Bit 14	Bit 13 B	Bit 12 Bi	Bit 11 B	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
I2C1RCV	0200	1	1	1		1		1	I				Receive	Receive Register				0000
I2C1TRN	0202	I	I	I				1	I				Transmit	Transmit Register				00FF
I2C1BRG	0204	1	I	1				1				Bauc	Baud Rate Generator	srator				0000
I2C1CON	0206	I2CEN	1	I2CSIDL SC	SCLREL IPI	IPMIEN A	A10M D	DISSLW	SMEN	GCEN	STREN	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	1000
I2C1STAT	0208	ACKSTAT	TRSTAT	1			BCL G	GCSTAT	ADD10	IWCOL	I2COV	D_A	٩	S	R_W	RBF	TBF	0000
I2C1ADD	020A	I	1	1								Address	Address Register					0000
I2C1MSK	020C	1	I	1			1					Addree	Address Mask					0000
I2C2RCV	0210	I		1					I				Receive	Receive Register				0000
I2C2TRN	0212	1	I				1	1	1				Transmit Register	Register				00FF
I2C2BRG	0214	1	1				1	1				Bauc	Baud Rate Generator	srator				0000
I2C2CON	0216	12CEN	I	I2CSIDL SC	SCLREL IPI	IPMIEN A	A10M D	DISSLW	SMEN	GCEN	STREN	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	1000
I2C2STAT	0218	ACKSTAT	TRSTAT	1			BCL G	GCSTAT	ADD10	IWCOL	12COV	D_A	Ч	S	R_W	RBF	TBF	0000
I2C2ADD	021A	I	I									Address	Address Register					0000
I2C2MSK	021C	I	Ι	Ι								Addree	Address Mask					0000
Legend: —= TABLE 4-18:	—= u 4 -18:	unimplemen UART	ted, read a: 71 and L	 = unimplemented, read as '0'. Reset values are shown B: UART1 and UART2 REGISTER N 	Iues are sh EGISTE		in hexadecimal. IAP											
SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	D Bit 9	9 Bit 8	3 Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
U1MODE	0220	UARTEN	I	NSIDL	IREN	RTSMD		5	UEN<1:0>	WAKE	LPBACK	< ABAUD	D URXINV	V BRGH		PDSEL<1:0>	STSEL	0000
U1STA	0222	UTXISEL1	I UTXINV	/ UTXISEL0	Ι	UTXBRK	K UTXEN	N UTXBF	3F TRMT		URXISEL<1:0>	ADDEN	N RIDLE	E PERR	FERR	OERR	URXDA	0110
U1TXREG	0224	Ι	Ι	Ι	Ι	Ι							Transmit Register	sgister				XXXX
U1RXREG	0226	Ι	Ι	Ι	Ι	Ι							Receive Register	gister				0000
U1BRG	0228							Bŝ	aud Rate G	Baud Rate Generator Prescaler	rescaler							0000
U2MODE	0230	UARTEN	Ι	NSIDL	IREN	RTSMD		IJ	UEN<1:0>	WAKE	LPBACK	< ABAUD	D URXINV	V BRGH		PDSEL<1:0>	STSEL	0000
U2STA	0232	UTXISEL1	I UTXINV	/ UTXISEL0	Ι	UTXBRK	K UTXEN	N UTXBF	3F TRMT		URXISEL<1:0>	ADDEN	N RIDLE	E PERR	FERR	OERR	URXDA	0110

Downloaded from Arrow.com.

0000

XXXXX

Transmit Register Receive Register

Baud Rate Generator Prescaler

1 1

1 1

1 1

0234 0236 0238

U2TXREG U2RXREG

U2BRG Legend:

1 1

1 1

x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

																		ſ
SFR Name Addr.	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	AII Resets
SPI1STAT	0240	SPIEN	Ι	SPISIDL	I	I	N	SPIBEC<2:0>		SRMPT	· SPIROV	SRXMPT		SISEL<2:0>		SPITBF (SPIRBF	0000
SPI1CON1	0242			_	DISSCK DISSI	DISSDO	DO MODE16	SMP	CKE	SSEN	СКР	MSTEN		SPRE<2:0>		PPRE<1:0>	1:0>	0000
SPI1CON2 0244 FRMEN	0244	FRMEN	SPIFSD	FRMPOL					Ι		—		I			FRMDLY SPIBEN	SPIBEN	0000
SP11BUF	0248							SPI1 Trar	SP11 Transmit and Receive Buffer Register	eceive Buff	er Register							0000
SPI2STAT 0260	0260	SPIEN		SPISIDL			S	SPIBEC<2:0>		SRMPT	SRMPT SPIROV SRXMPT	SRXMPT		SISEL<2:0>		SPITBF 8	SPIRBF	0000
SPI2CON1	0262				DISSCK	DISS	DO MODE16	SMP	CKE	SSEN	CKP	MSTEN		SPRE<2:0>		PPRE<1:0>	1:0>	0000
SPI2CON2 0264 FRMEN	0264	FRMEN	SPIFSD	FRMPOL				_	Ι							FRMDLY SPIBEN	SPIBEN	0000
SPI2BUF	0268							SPI2 Trar	SPI2 Transmit and Receive Buffer Register	eceive Buff	er Register							0000
Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.	c = unkn	own value	on Reset,	= unimpl	emented, re	ead as '0'. I	Reset value	s are shown	in hexadec	timal.								

dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X, AND PIC24EPXXXGP/MC20X

TABLE 4-19: SPI1 and SPI2 REGISTER MAP

DS70657F-page 82

TABLE 4-20:	-20:	ADC1	REGIS	ADC1 REGISTER MAP	AP													
File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
ADC1BUF0	0300								ADC1 Data Buffer 0	uffer 0								XXXX
ADC1BUF1	0302								ADC1 Data Buffer 1	uffer 1								XXXX
ADC1BUF2	0304								ADC1 Data Buffer 2	uffer 2								XXXX
ADC1BUF3	0306								ADC1 Data Buffer 3	uffer 3								XXXX
ADC1BUF4	0308								ADC1 Data Buffer 4	uffer 4								XXXX
ADC1BUF5	030A								ADC1 Data Buffer 5	uffer 5								XXXX
ADC1BUF6	030C								ADC1 Data Buffer 6	uffer 6								XXXX
ADC1BUF7	030E								ADC1 Data Buffer 7	uffer 7								XXXX
ADC1BUF8	0310								ADC1 Data Buffer 8	uffer 8								XXXX
ADC1BUF9	0312								ADC1 Data Buffer 9	uffer 9								XXXX
ADC1BUFA	0314								ADC1 Data Buffer 10	uffer 10								XXXX
ADC1BUFB	0316								ADC1 Data Buffer 11	uffer 11								XXXX
ADC1BUFC	0318								ADC1 Data Buffer 12	uffer 12								XXXX
ADC1BUFD	031A								ADC1 Data Buffer 13	uffer 13								XXXX
ADC1BUFE	031C								ADC1 Data Buffer 14	uffer 14								XXXX
ADC1BUFF	031E								ADC1 Data Buffer 15	uffer 15								XXXX
AD1CON1	0320	ADON		ADSIDL	ADDMABM		AD12B	FOR	FORM<1:0>		SSRC<2:0>		SSRCG	SIMSAM	ASAM	SAMP	DONE	0000
AD1CON2	0322	1	VCFG<2:0>		Ι	Ι	CSCNA	CHP	CHPS<1:0>	BUFS			SMPI<4:0>			BUFM	ALTS	0000
AD1CON3	0324	ADRC		I			SAMC<4:0>	۸					ADCS<7:0>	<0:2>				0000
AD1CHS123	0326	Ι	Ι		Ι	Ι	CH123NB<1:0>	IB<1:0>	CH123SB		Ι	Ι	I	Ι	CH123NA<1:0>		CH123SA	0000
AD1CHS0	0328	CHONB					CH0SB<4:0>	^		CHONA	Ι	-		Ū	CH0SA<4:0>			0000
AD1CSSH	032E	CSS31	CSS30		Ι	Ι	CSS26	CSS25	CSS24		Ι		I	Ι			Ι	0000
AD1CSSL	0330	CSS15	CSS14	CSS13	CSS12	CSS11	CSS10	CSS9	CSS8	CSS7	CSS6	CSS5	CSS4	CSS3	CSS2	CSS1	CSS0	0000
AD1CON4	0332	I	Ι				I	Ι	ADDMAEN	Ι	Ι	I	I	I	ō	DMABL<2:0>	^	0000
Legend:	x = unk	nown value	e on Reset	t, — = unim	nplemented, re	ead as '0'. I	Reset values	are shown	\mathbf{x} = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal	аІ.								

© 2011-2012 Microchip Technology Inc.

TABLE 4-21 :		ECAN1	REGIST	LER MA	ECAN1 REGISTER MAP WHEN	_	WIN (C1CTRL<0>) = 0 OR 1	< 0>) = 0	OR 1	FOR dsPIC33EPXXXMC/GP50X DEVICES ONLY	PIC33E	PXXXM	C/GP5(IN DEVI	CES OF	٩LY		
File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0 F	All Resets
C1CTRL1	0400			CSIDL	ABAT	CANCKS		REQOP<2:0>		IdO	OPMODE<2:0>	^		CANCAP		1	MIN	0480
C1CTRL2	0402	1		Ι	1	I	1	I	1	Ι	I	1		Ω	DNCNT<4:0>			0000
C1VEC	0404	Ι	Ι	Ι			FILHIT<4:0>			Ι			_	ICODE<6:0>	^			0040
C1FCTRL	0406		DMABS<2:0>	_	I	Ι	Ι	Ι	I	Ι	I	Ι			FSA<4:0>			0000
C1FIFO	0408	Ι	Ι			FBP<5:0>	:5:0>			Ι	Ι			FNRB<5:0>	<2:0>			0000
C1INTF	040A	Ι	Ι	TXBO	TXBP	RXBP	TXWAR	RXWAR	EWARN	IVRIF	WAKIF	ERRIF	Ι	FIFOIF	RBOVIF	RBIF	TBIF	0000
C1INTE	040C	I	I	Ι	Ι	Ι	I	I	1	IVRIE	WAKIE	ERRIE	Ι	FIFOIE	RBOVIE	RBIE	TBIE	0000
C1EC	040E				TERRCN	T<7:0>	+	+			-		RERRCNT<7:0>	IT<7:0>	ļ			0000
C1CFG1	0410	Ι	Ι	Ι	Ι	Ι	Ι	Ι	Ι	SJW<1:0>	1:0>			BRP	BRP<5:0>			0000
C1CFG2	0412	Ι	WAKFIL	Ι	Ι	Ι	SE	SEG2PH<2:0>	^	SEG2PHTS	SAM	S	SEG1PH<2:0>	<0	ā	PRSEG<2:0>		0000
C1FEN1	0414	FLTEN15	FLTEN14	FLTEN13	FLTEN12	FLTEN11	FLTEN10	FLTEN9	FLTEN8	FLTEN7	FLTEN6	FLTEN5	FLTEN4	FLTEN3	FLTEN2	FLTEN1 F	FLTEN0	FFF
C1FMSKSEL1	0418	F7MSF	F7MSK<1:0>	F6MS	F6MSK<1:0>	F5MS	F5MSK<1:0>	F4MSK<1:0>	<1:0>	F3MSK<1:0>	<1:0>	F2MSI	F2MSK<1:0>	F1MSk	F1MSK<1:0>	F0MSK<1:0>		0000
C1FMSKSEL2	041A	F15MSK<1:0>	K<1:0>	F14MS	F14MSK<1:0>	F13M5	F13MSK<1:0>	F12MSK<1:0>	<<1:0>	F11MSK<1:0>	<<1:0>	F10MS	F10MSK<1:0>	F9MSK<1:0>	<<1:0>	F8MSK<1:0>		0000
Legend:	= nnir	— = unimplemented, read as '0'. Reset values are shown in hexadecimal	, read as '0'	. Reset valı	ues are shov	wn in hexac	decimal.											
TABLE 4-22 :	22:	ECAN1	REGIST	TER MA	ECAN1 REGISTER MAP WHEN	_	WIN (C1CTRL<0>) = 0	<0>) = 0	FOR	FOR dsPIC33EPXXXMC/GP50X DEVICES ONLY	EPXXXI	MC/GP	50X DE	VICES (NLΥ			
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
	0400- 041E							See d	efinition w	See definition when WIN = \times								
C1RXFUL1	0420 F	0420 RXFUL15 RXFUL14 RXFUL13 RXFUL12	XFUL14 R	XFUL13 F		RXFUL11 R	RXFUL10 R	RXFUL9 R	RXFUL8	RXFUL7 R	RXFUL6 F	RXFUL5	RXFUL4	RXFUL3	RXFUL2	RXFUL1 F	RXFUL0	0000
C1RXFUL2	0422 F	0422 RXFUL31 RXFUL30 RXFUL29 RXFUL28	XFUL30 R	XFUL29 F		RXFUL27 R	RXFUL26 R	RXFUL25 R	RXFUL24 F	RXFUL23 R	RXFUL22 R	RXFUL21	RXFUL20	RXFUL19	RXFUL18	RXFUL20 RXFUL19 RXFUL18 RXFUL17 RXFUL16	XFUL16	0000
C1RXOVF1	0428 F	ZXOVF15 R	XOVF14 R	XOVF13 R	XOVF12 R.	XOVF11 R	0428 RXOVF15 RXOVF14 RXOVF13 RXOVF12 RXOVF11 RXOVF10 RXOVF9 RXOVF8	XOVF9 R		RXOVF7 R	XOVF6 F	XOVF5	RXOVF4	RXOVF3	RXOVF2	RXOVF6 RXOVF5 RXOVF4 RXOVF3 RXOVF2 RXOVF1 RXOVF0		0000
C1RXOVF2	042A F	ZXOVF31 R	XOVF30 R	XOVF29 R	XOVF28 R	XOVF27 R	XOVF26 R.	XOVF25 R.	XOVF24	042A RXOVF31 RXOVF30 RXOVF29 RXOVF28 RXOVF27 RXOVF26 RXOVF25 RXOVF24 RXOVF23 RXOVF22 RXOVF21 RXOVF20 RXOVF19 RXOVF18 RXOVF17 RXOVF16	XOVF22 R	XOVF21	XOVF20	RXOVF19	RXOVF18	RXOVF17 R		0000
C1TR01CON 0430		TXEN1 1	TXABT1 TXLARB1 TXERR1	XLARB1		TXREQ1 F	RTREN1	TX1PRI<1:0>	1:0>	TXEN0 T	XABAT0 T.	XLARB0	TXERR0	TXABAT0 TXLARB0 TXERR0 TXREQ0 RTREN0	RTREN0	TX0PRI<1:0>	:1:0>	0000

Downloaded from Arrow.com.

0000

TX2PRI<1:0> TX4PRI<1:0> XXXX

TX6PRI<1:0>

RTREN2 RTREN4

TXREQ4 TXREQ6

TXREQ2

TXERR2 TXERR4

TXLARB2 TXLARB4

TXABAT2 TXABAT4

TXEN2 TXEN4

TX3PRI<1:0> TX5PRI<1:0> TX7PRI<1:0>

RTREN3 RTREN5

TXERR3 TXERR5 TXERR7

RTREN7

TXREQ7

TXREQ3 TXREQ5

TXLARB3 TXLARB5

TXABT3 TXABT5

TXEN3 TXEN5

0432 0434 0436 0430 0440 0442

C1TR23CON C1TR45CON C1TR67CON

TXLARB7

TXABT7

TXEN7

RTREN6

TXABAT6 TXLARB6 TXERR6

TXEN6

Received Data Word Transmit Data Word

x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

C1RXD C1TXD Legend:

File Name Addr Bit 15 0400- 0400- 0400- 041E 041E 0400- 041E 0420 041E 041E 0420 0420 041E 0420 0426 0420E 0426 0430 0420E 0430 0432 0430E 0433 0434 0430E 0433 0433 0433E 0433 0433 0433E 0433 0433 0433E 0433 0433 0433E 0433 0433	5 Bit 14	Bit 13 B	Bit 12								i					:
					Bit 10	Bit 9	Bit 8	Bit /	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1 E	Bit 0 Re	All Resets
							See definiti	See definition when WIN = $_{\rm X}$	IN = x							
\bullet	F3BF	F3BP<3:0>			F2BP<3:0>	3:0>			F1BP<3:0>	<3:0>			F0BP<3:0>	3:0>	0	0000
	F7BF	F7BP<3:0>			F6BP<3:0>	<3:0>			F5BP<3:0>	<3:0>			F4BP<3:0>	3:0>	0	0000
	F11BI	F11BP<3:0>			F10BP<3:0>	<3:0>			F9BP	F9BP<3:0>			F8BP<3:0>	3:0>	0	0000
	F15B	F15BP<3:0>			F14BP<3:0>	<3:0>			F13BF	F13BP<3:0>			F12BP<3:0>	<3:0>	0	0000
			SID<10:3>):3>					SID<2:0>		I	MIDE	I	EID<17:16>		XXXX
			EID<15:8>	5:8>							EID<7:0>	7:0>			×	XXXX
			SID<10:3>):3>					SID<2:0>		Ι	MIDE	Ι	EID<17:16>		XXXX
			EID<15:8>	5:8>							EID<7:0>	7:0>			×	XXXX
			SID<10:3>):3>					SID<2:0>		Ι	MIDE	I	EID<17:16>		XXXX
			EID<15:8>	5:8>							EID<7:0>	2:0>			×	XXXX
C1RXF0SID 0440			SID<10:3>):3>					SID<2:0>		I	EXIDE	Ι	EID<17:16>		XXXX
C1RXF0EID 0442			EID<15:8>	5:8>							EID<7:0>	2:0>	ļ		×	XXXX
C1RXF1SID 0444			SID<10:3>):3>					SID<2:0>			EXIDE	Ι	EID<17:16>		XXXX
C1RXF1EID 0446			EID<15:8>	5:8>							EID<7:0>	2:0>			×	XXXX
C1RXF2SID 0448			SID<10:3>):3>					SID<2:0>		I	EXIDE	I	EID<17:16>		XXXX
C1RXF2EID 044A			EID<15:8>	5:8>							EID<7:0>	<0:7			x	XXXX
C1RXF3SID 044C			SID<10:3>):3>					SID<2:0>			EXIDE	Ι	EID<17:16>		хххх
C1RXF3EID 044E			EID<15:8>	5:8>							EID<7:0>	2:0>			x	XXXX
C1RXF4SID 0450			SID<10:3>):3>					SID<2:0>			EXIDE	Ι	EID<17:16>		XXXX
C1RXF4EID 0452			EID<15:8>	5:8>							EID<7:0>	<0:2			×	XXXX
C1RXF5SID 0454			SID<10:3>):3>					SID<2:0>			EXIDE		EID<17:16>		XXXX
C1RXF5EID 0456			EID<15:8>	5:8>							EID<7:0>	<0:2			×	XXXX
C1RXF6SID 0458			SID<10:3>):3>					SID<2:0>			EXIDE	Ι	EID<17:16>		XXXX
C1RXF6EID 045A			EID<15:8>	5:8>							EID<7:0>	<0:2			×	XXXX
C1RXF7SID 045C			SID<10:3>):3>					SID<2:0>			EXIDE		EID<17:16>		XXXX
C1RXF7EID 045E			EID<15:8>	5:8>							EID<7:0>	<0:2			x	хххх
C1RXF8SID 0460			SID<10:3>):3>					SID<2:0>			EXIDE		EID<17:16>		XXXX
C1RXF8EID 0462			EID<15:8>	5:8>							EID<7:0>	<0:7			x	XXXX
C1RXF9SID 0464			SID<10:3>):3>					SID<2:0>		I	EXIDE		EID<17:16>		хххх
C1RXF9EID 0466			EID<15:8>	5:8>							EID<7:0>	2:0>			x	XXXX
C1RXF10SID 0468			SID<10:3>):3>					SID<2:0>			EXIDE		EID<17:16>		XXXX
C1RXF10EID 046A			EID<15:8>	5:8>							EID<7:0>	2:0>			×	XXXX
C1RXF11SID 046C			SID<10:3>):3>					SID<2:0>			EXIDE		EID<17:16>		XXXX
C1RXF11EID 046E			EID<15:8>	5:8>							EID<7:0>	2:0>			×	XXXX
C1RXF12SID 0470			SID<10:3>):3>					SID<2:0>		I	EXIDE	I	EID<17:16>		XXXX
C1RXF12EID 0472			EID<15:8>	5:8>							EID<7:0>	<0:2			×	XXXX

© 2011-2012 Microchip Technology Inc.

DS70657F-page 85

dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X, AND PIC24EPXXXGP/MC20X

TABLE 4-23: ECAN1 REGISTER MAP WHEN	23: E	ECAN1	REGIS	TER M4	VP WHE		(C1CTI	3L<0>)	= 1 FO	R dsPIC	333EPXX	(XMC/G	P50X D	EVICES	ONLY (WIN (C1CTRL<0>) = 1 FOR dsPIC33EPXXXMC/GP50X DEVICES ONLY (CONTINUED)	UED)	
File Name Addr	Addr	Bit 15	Bit 14	Bit 15 Bit 14 Bit 13 Bit 12	Bit 12	Bit 11	Bit 11 Bit 10 Bit 9	Bit 9	Bit 8	Bit 7	Bit 6 Bit 5	Bit 5	Bit 4	Bit 4 Bit 3 Bit 2	Bit 2	Bit 1	Bit 0	AII Resets
C1RXF13SID 0474	0474				SID<	SID<10:3>					SID<2:0>			EXIDE		EID<17:16>	16>	XXXX
C1RXF13EID 0476	0476				EID<	EID<15:8>							EID<7:0>	7:0>				XXXX
C1RXF14SID 0478	0478				SID<	SID<10:3>					SID<2:0>		I	EXIDE	I	EID<17:16>	16>	XXXX
C1RXF14EID 047A	047A				EID<	EID<15:8>							EID<7:0>	7:0>				XXXX
C1RXF15SID 047C	047C				SID<	SID<10:3>					SID<2:0>		I	EXIDE	I	EID<17:16>	16>	XXXX
C1RXF15EID 047E	047E				EID<	EID<15:8>							EID<7:0>	7:0>				XXXX
 			.	.				.										

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-24:	-24:	CRC F	SI93	CRC REGISTER MAP	ď													
File Name	Addr.	. Bit 15	Bit 14	I Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
CRCCON1	0640	CRCEN		CSIDL			VWORD<4:0>	<0		CRCFUL	CRCMPT	T CRCISEL	L CRCGO	LENDIAN				0000
CRCCON2	0642	I	Ι	Ι			DWIDTH<4:0>	6		Ι	Ι	I			PLEN<4:0>	4		0000
CRCXORL	0644								X<15:1>								I	0000
CRCXORH	0646								×	X<23:16>								0000
CRCDATL	0648							-	CRC Data Input Low Word	Input Low	Word							0000
CRCDATH	064A								CRC Data Input High Word	nput High	Word							0000
CRCWDATL	. 064C								CRC Res	CRC Result Low Word	'ord							0000
CRCWDATH	H 064E								CRC Res	CRC Result High Word	/ord							0000
File A Name A	Addr. E	Bit 15 E	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
RPOR0 0	0680					RP35R<5:0>	₹<5:0>			I	1			RP20R<5:0>	<5:0>			0000
RPOR1 0	0682	1	I			RP37R<5:0>	₹<5:0>			1	1			RP36R<5:0>	<5:0>			0000
RPOR2 0	0684		1			RP39R<5:0>	₹<5:0>			1				RP38R<5:0>	<5:0>			0000
RPOR3 0	0686					RP41R<5:0>	R<5:0>			1	1			RP40R<5:0>	<5:0>			0000
RPOR4 0	0688					RP43R<5:0>	R<5:0>			1	1			RP42R<5:0>	<5:0>			0000
Legend: x = TABLE 4-26:	× = uni -26:	PERIF DEVIC	own value on Reset, — PERIPHERAL P DEVICES ONLY	 x = unknown value on Reset, — = unimplemented, read 26: PERIPHERAL PIN SELECT OUT DEVICES ONLY 	iELECT		o'. Reset val. I T REGI	as '0'. Reset values are shown in hexadecimal PUT REGISTER MAP FOR dsP	wn in hexad AP FOR	decimal.	:33EPX	XXGP/M	IC203/50	3 AND	PIC24EF	PXXGF	as '0'. Reset values are shown in hexadecimal. PUT REGISTER MAP FOR dsPIC33EPXXXGP/MC203/503 AND PIC24EPXXXGP/MC203	
File A Name A	Addr. E	Bit 15 E	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
RPOR0 0	0680					RP35R<5:0>	2<5:0>			1				RP20R<5:0>	<5:0>			0000
ļ	I		ŀ							Ī							ſ	I

0000 0000 0000 0000 0000

RP38R<5:0> RP40R<5:0>

RP42R<5:0>

RP56R<5:0>

I

L

I

I

I L

I I

1

I T

068A 068C

T I

0688

RPOR4 RPOR5

0686

RPOR3

0682

RPOR1

0684

RPOR2

T

RP36R<5:0>

I

T I Ι T I I

RP37R<5:0> RP39R<5:0> RP41R<5:0> RP43R<5:0>

> I I I

I I Ι Ι I I I

1

Legend:

RPOR6

x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal

Downloaded from Arrow.com.

4	
LECT OUTPUT REGISTER MAP FOR dsPIC33EPXXXGP/MC204/504 AND PIC24EPXXXGP/MC204	
PERIPHERAL PIN SELE(DEVICES ONLY
TABLE 4-27: F	

File Name		Addr. Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
RPOR0	0680	I				RP35F	RP35R<5:0>			1	1			RP20R<5:0>	<5:0>			0000
RPOR1	0682	-				RP37F	RP37R<5:0>				Ι			RP36R<5:0>	<5:0>			0000
RPOR2	0684					RP39F	RP39R<5:0>				I			RP38R<5:0>	<2:0>			0000
RPOR3	0686					RP41F	RP41R<5:0>				Ι			RP40R<5:0>	<2:0>			0000
RPOR4	0688	-				RP43F	RP43R<5:0>				Ι			RP42R<5:0>	<5:0>			0000
RPOR5	068A					RP55F	RP55R<5:0>				Ι			RP54R<5:0>	<2:0>			0000
RPOR6	068C					RP57F	RP57R<5:0>				Ι			RP56R<5:0>	<2:0>			0000

x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal. Legend:

PERIPHERAL PIN SELECT OUTPUT REGISTER MAP FOR dsPIC33EPXXXGP/MC206/506 AND PIC24EPXXXGP/MC206 DEVICES ONLY **TABLE 4-28:**

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7 Bit 6	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
RPOR0	0680	I	Ι			RP35R<5:0>	(<5:0>			1	1			RP20R<5:0>	(<5:0>			0000
RPOR1	0682	1	1			RP37R<5:0>	:<5:0>			1	1			RP36R<5:0>	:<5:0>			0000
RPOR2	0684	Ι	I			RP39R<5:0>	:<5:0>			I				RP38R<5:0>	:<5:0>			0000
RPOR3	0686	Ι	Ι			RP41R<5:0>	:<5:0>			I				RP40R<5:0>	:<5:0>			0000
RPOR4	0688	Ι	I			RP43R<5:0>	:<5:0>			I				RP42R<5:0>	:<5:0>			0000
RPOR5	068A	Ι	I			RP55R<5:0>	:<5:0>			I				RP54R<5:0>	:<5:0>			0000
RPOR6	068C	Ι	Ι			RP57R<5:0>	:<5:0>			I				RP56R<5:0>	:<5:0>			0000
RPOR7	068E	Ι	I			RP97R<5:0>	(<5:0>			I		Ι	I	I	I	Ι	Ι	0000
RPOR8	0690	Ι	I			RP118R<5:0>	₹<5:0>			I		Ι	I	I	I	Ι	Ι	0000
RPOR9	0692	Ι	Ι	Ι	Ι	Ι	Ι	Ι	-	I				RP120R<5:0>	₹<5:0>			0000
Legend:			value on Re	eset — = un	× = unknown value on Reset — = unimplemented read	h read as 'n	, Reset valu	t as '0'. Reset values are shown in hexadecimal	un in hexade	cimal								

ja Legena:

DS70657F-page 88

L	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
	1				INT1R<6:0>				1		1	I	1	I	Ι	1	0000
		I	Ι	Ι	I	I	Ι	Ι	Ι				INT2R<6:0>				0000
06A6		I	Ι	Ι	1	Ι	Ι	I	Ι				T2CKR<6:0>				0000
06AE	1				IC2R<6:0>				1				IC1R<6:0>				0000
06B0	1				IC4R<6:0>				Ι				IC3R<6:0>				0000
-	1	I	I	I	1	I	Ι	Ι	1			0	OCFAR<6:0>				0000
					FLT2R<6:0>				Ι				FLT1R<6:0>				0000
					QEB1R<6:0>	_			1				QEA1R<6:0>				0000
_	1				HOME1R<6:0>	<			I			-	NDX1R<6:0>	_			0000
		1	Ι	Ι	1	Ι	Ι	Ι	1				U1RXR<6:0>				0000
	1	1	Ι	Ι	1	1	1	I	1				U2RXR<6:0>				0000
	1			5 S	SCK2INR<6:0>	<u> </u>			Ι				SDI2R<6:0>				0000
	1	I	Ι	Ι	Ι	I	Ι	Ι	Ι				SS2R<6:0>				0000
		1	I	Ι	1	I	1	1	1	I	I	I	I	I	Ι	I	0000
	1			S	SYNCI1R<6:0>	<u>م</u>			I		I	I	I	I	Ι	I	0000
	1			D	DTCMP1R<6:0>	<0			I		I	I	I	I	Ι	I	0000
	1			D	DTCMP3R<6:0>	<0			Ι			D	DTCMP2R<6:0>	6			0000
	Legend: x = unknown v TARIF 4-30- DFF	value on Re	x = unknown value on Reset, — = unimplemented, read as ' 30. DERIDHERAI DIN SEI ECT INDUIT	mplemente.	o .	. Reset valu	0'. Reset values are shown in hexadecimal. REGISTER MAD FOR DIC24EDXXXGD20X DEVICES ONI V	n in hexade	cimal.	ICG5XX			>				
Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
06A0	1				INT1R<6:0>				Ι		I	I	1	I	Ι	1	0000
06A2	1	Ι	Ι	Ι	Ι	Ι	Ι	Ι	Ι				INT2R<6:0>				0000
06A6		Ι	Ι	Ι	Ι	Ι	Ι	Ι	Ι				T2CKR<6:0>				0000
06AE					IC2R<6:0>				Ι				IC1R<6:0>				0000
06B0					IC4R<6:0>				Ι				IC3R<6:0>				0000
06B6	1	Ι	Ι	Ι	I	Ι	Ι	Ι	1			0	OCFAR<6:0>				0000
	1	Ι	Ι	Ι	1	1	1	Ι	Ι				U1RXR<6:0>				0000
	1	I	I	1	1	1	1	Ι	1				U2RXR<6:0>				0000
	1			0 0	SCK2INR<6:0	< <u></u>			1				SDI2R<6:0>				0000
RPINR23 06CE	Ι	Ι											SS2R<6:0>				0000

 $\ensuremath{\textcircled{}^\circ}$ 2011-2012 Microchip Technology Inc.

DS70657F-page 89

dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X, AND PIC24EPXXXGP/MC20X

TABLE 4-31:	4-31		RIPHER,	AL PIN (SELECT	INPUT	REGISTE	PERIPHERAL PIN SELECT INPUT REGISTER MAP FOR dsPIC33EPXXXGP50X DEVICES ONLY	FOR ds	PIC33E	PXXXG	20X DE	VICES (ΟΝΓΥ				
File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Reset
RPINR0	06A0	Ι				INT1R<6:0>				I	Ι	I		1	I	1	I	0000
RPINR1	06A2	Ι	Ι	1	Ι	Ι	Ι	Ι	Ι	Ι				INT2R<6:0>				0000
RPINR3	06A6	Ι	Ι	1	1	Ι	I	Ι	I	I			T	T2CKR<6:0>				0000
RPINR7	06AE	Ι				IC2R<6:0>				Ι				IC1R<6:0>				0000
RPINR8	06B0	Ι				IC4R<6:0>				Ι				IC3R<6:0>				0000
RPINR11	06B6	Ι	Ι	Ι	Ι	Ι	Ι	Ι	Ι	Ι			0	OCFAR<6:0>				0000
RPINR18 06C4	06C4	Ι	Ι	Ι	Ι	Ι	I	Ι	Ι	I				U1RXR<6:0>				0000
RPINR19 06C6	06C6	Ι	Ι	Ι	Ι	Ι	1	Ι	Ι	Ι				U2RXR<6:0>				0000
RPINR22 06CC	06CC	I			S	SCK2INR<6:0>	^			Ι			0)	SDI2R<6:0>				0000
RPINR23	06CE	Ι	Ι	Ι	Ι		Ι	Ι	Ι	Ι				SS2R<6:0>				0000
RPINR26 06D4	06D4			Ι	Ι	Ι	I	I	Ι	I			0	C1RXR<6:0>				0000
Legend:		unknown v	/alue on Re	set, — = uni	mplemented	l, read as '0'	. Reset valu	x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal	n in hexade	cimal.								
	00																	

DS70657F-page 90

All Resets 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 Bit 0 I Bit 1 L I Bit 2 1 DTCMP2R<6:0> QEA1R<6:0> INDX1R<6:0> OCFAR<6:0> U1RXR<6:0> U2RXR<6:0> C1RXR<6:0> T2CKR<6:0> FLT1R<6:0> SDI2R<6:0> INT2R<6:0> IC1R<6:0> IC3R<6:0> SS2R<6:0> Bit 3 PERIPHERAL PIN SELECT INPUT REGISTER MAP FOR dsPIC33EPXXXMC50X DEVICES ONLY Bit 4 1 Bit 5 I L Bit 6 I Bit 7 I I I l Ι I 1 T I Τ I I L I I — = unimplemented, read as '0'. Reset values are shown in hexadecimal. Bit 8 L T L L I I 1 Bit 9 T T 1 Bit 10 L I I I I DTCMP3R<6:0> DTCMP1R<6:0> SYNCI1R<6:0> HOME1R<6:0> SCK2INR<6:0> QEB1R<6:0> FLT2R<6:0> INT1R<6:0> IC2R<6:0> IC4R<6:0> Bit 11 L I I L Bit 12 I I 1 1 Bit 13 1 L I 1 1 x = unknown value on Reset, 4 L I I I I L Ë 5 I L ä **FABLE 4-32**: 06A6 06AE 06B6 06EA 06EE 06A0 06A2 06BE 06C6 06CC 06CE 06D4 06EC Addr. 06B0 06B8 06BC 06C4 **RPINR15 RPINR18 RPINR19 RPINR23 RPINR14 RPINR22 RPINR26 RPINR12 RPINR38 RPINR39 RPINR11 RPINR37 RPINR0 RPINR3 RPINR8** Legend: **RPINR1** Name **RPINR7** File

dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X, AND PIC24EPXXXGP/MC20X

© 2011-2012 Microchip Technology Inc.

TABLE 4-33:	4-33:		RIPHER	AL PIN (PERIPHERAL PIN SELECT INPU		T REGISTER MAP FOR dsPIC33EPXXXMC20X DEVICES ONLY	ER MAP	FOR ds	PIC33EI	PXXXMC	320X DE	EVICES	ONLY				
File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
RPINR0	06A0	1				INT1R<6:0>				Ι	1	I	Ι	Ι	Ι	Ι		0000
RPINR1	06A2	I	Ι	1	Ι	Ι	Ι	I	I	Ι				INT2R<6:0>				0000
RPINR3	06A6	I	I	I	I	I	I	I	I	I				T2CKR<6:0>				0000
RPINR7	06AE	I				IC2R<6:0>				1				IC1R<6:0>				0000
RPINR8	06B0	1				IC4R<6:0>				I				IC3R<6:0>				0000
RPINR11	06B6	I	I	I	I	I	I	I	I	I				OCFAR<6:0>				0000
RPINR12 06B8	06B8	I				FLT2R<6:0>				1				FLT1R<6:0>				0000
RPINR14 06BC	06BC	I				QEB1R<6:0>				I				QEA1R<6:0>				0000
RPINR15 06BE	06BE	I			ľ	HOME1R<6:0>	4			I			=	INDX1R<6:0>	^			0000
RPINR18 06C4	06C4	I	-	Ι	Ι	Ι	—	Ι	I					U1RXR<6:0>	^			0000
RPINR19 06C6	06C6	Ι	Ι	Ι	Ι	Ι	Ι	I	Ι	Ι				U2RXR<6:0>	•			0000
RPINR22 06CC	06CC	Ι			S	SCK2INR<6:0>	^							SDI2R<6:0>				0000
RPINR23 06CE	06CE	Ι	I	I	Ι	I	Ι	I	I	I				SS2R<6:0>				0000
RPINR37 06EA	06EA	I			S	SYNCI1R<6:0>	4				I	I	I	I		Ι		0000
RPINR38 06EC	06EC	Ι			D	DTCMP1R<6:0>	^			I	I	I	Ι	I		Ι		0000
RPINR39 06EE	06EE	I			D	DTCMP3R<6:0>	~			Ι			D	DTCMP2R<6:0>	_0			0000
Legend:	ן = x	unknown va	alue on Res	set, — = unii	mplementec	x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal	Reset value	ss are showr	ו in hexade	cimal.								

ú ē Ò ċ

© 2011-2012 Microchip Technology Inc.

TABLE 4-34:	34:	NVM RE	NVM REGISTER MAP	RAP														
File Name	Addr.	. Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
NVMCON	0728	WR	WREN	WRERR	WRERR NVMSIDL	1	1	1	1	1					MVN	NVMOP<3:0>		0000
NVMADR	072A							-	NVMADI	NVMADR<15:0>		-						0000
NVMADRU	072C		I	I	I	I			I				NVMADR<23:16>	<23:16>				0000
NVMKEY	072E	1	1	1	Ι	Ι	1	1	1				NVMKEY<7:0>	Y<7:0>				0000
Legend: ×⁼u TABLE 4-35:	x = unkr 35:	SYSTEN	on Keset, M CONT	x = unknown value on keset, — = unimplemented, read as '0'. Keset values are snown in hexadecimal 35: SYSTEM CONTROL REGISTER MAP	rented, read	MAP	set values ;	are shown i	n nexadeci	mai.								
File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	5 Bit 4	t 4 Bit 3	3 Bit 2	Bit 1	Bit 0	All Resets
RCON	0740	TRAPR	IOPUWR	Ι		VREGSF	I	CM	VREGS	EXTR	SWR		SWDTEN WDTO	TO SLEEP	EP IDLE	BOR	POR	Note 1
OSCCON	0742	Ι		COSC<2:0>		I		NOSC<2:0>	^	CLKLOCK	K IOLOCK	K LOCK	X 	- CF	1	Ι	OSWEN	Note 2
	111	ō		10.01 12.00												10.11		

All Resets	Note 1	Note 2	0030	0030	0000	
Bit 0	POR	OSWEN Note 2				
Bit 1	BOR	Ι	<4:0>			
Bit 2	IDLE	Ι	PLLPRE<4:0>		TUN<5:0>	
Bit 4 Bit 3 Bit 2	SLEEP	CF	ш		TUN	
Bit 4	WDTO	Ι		PLLDIV<8:0>		
Bit 5	SWDTEN WDTO SLEEP IDLE	LOCK	-	PLLDI		
Bit 6	SWR	CLKLOCK IOLOCK	:T<1:0>		Ι	
Bit 7	EXTR	CLKLOCK	PLLPOST<1:0>		Ι	_:
Bit 8	VREGS		~		Ι	as '0'. Reset values are shown in hexadecimal on fuses.
Bit 9	CM	NOSC<2:0>	FRCDIV<2:0>	I	I	ire shown in
Bit 10	I		ш	I	Ι	set values a
Bit 11	VREGSF	Ι	DOZEN		Ι	d as 'o'. Re t. ation fuses.
Bit 12	Ι					nented, rea /pe of reset in configura
Bit 13	I	COSC<2:0>	DOZE<2:0>	I	I	 = unimplen endent on ty dependent c
Bit 14	IOPUWR	0		I	I	 x = unknown value on Reset, — = unimplemented, read as '0'. Re RCON register reset values dependent on type of reset. OSCCON register reset values dependent on configuration fuses.
Bit 15	0740 TRAPR IOPUWR	Ι	ROI	Ι	Ι	nown value egister rese N register n
Addr.	0740	0742	0744	0746	0748	× = unk RCON I OSCCC
File Name Addr. Bit 15	RCON	OSCCON 0742	CLKDIV	PLLFBD	OSCTUN 0748	Legend: Note 1: 2:

TABLE 4-36: REFERENCE CLOCK REGISTER MAP

											-	1				-		
0000	Ι	Ι	Ι	Ι	Ι	Ι		Ι		V<3:0>	RODIV		ROSEL	ROSSLP	Ι	ROON	074E	REFOCON 07.
Resets																		
AII	Bit 0	Bit 1	Bit 2	Bit 3	Bit 4	Bit 5	Bit 6	Bit 7	Bit 8	Bit 9	Bit 10	Bit 11	Bit 12	Bit 13	Bit 14	ile Name Addr. Bit 15 Bit 14	Addr.	File Name

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X, AND PIC24EPXXXGP/MC20X

Downloaded from Arrow.com.

DS70657F-page 92

l	ts	0	0	0	0	0	0	
	All Resets	0000	0000	0000	0000	0000	0000	
	Bit 0	AD1MD	OC1MD	I	-	-	I	
	Bit 1	I	OC2MD	I2C2MD	Ι	Ι	I	
	Bit 2	I	OC3MD	I	CTMUMD	I	I	
	Bit 3	SPI1MD	OC4MD	I	REFOMD CTMUMD	I	PTGMD	
	Bit 4	SPI2MD	I	I	Ι	I	DMA0MD DMA1MD DMA2MD DMA3MD	
	Bit 5	U1MD	I	1				
	Bit 6	U2MD	I	I	Ι	Ι	I	
ονιγ	Bit 7	I2C1MD	I	CRCMD	Ι	I	I	ecimal.
EVICES	Bit 8	I	IC1MD	1	I	I	I	wn in hexad
P20X DE	Bit 9	I	IC2MD	I			I	lues are sho
TABLE 4-37: PMD REGISTER MAP FOR PIC24EPXXXGP20X DEVICES ONLY	Bit 10	I	IC3MD	CMPMD	Ι	Ι	I	x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal
R PIC24	Bit 11	T1MD	IC4MD	1	I	I	I	ited, read as
MAP FO	Bit 12	T2MD	1	Ι	I	Ι	I	unimplemer
ISTER	Bit 13	T3MD	I	Ι	Ι	Ι	I	Reset, =
ID REG	Bit 14	T4MD	I	Ι	Ι	Ι	I	n value on F
7: PN	Bit 15	T5MD	I	Ι	Ι	Ι	l	: = unknowr
E 4-3	Addr.	0970	0762	0764	0766	076A	õ	
TABL	File Addr. Name	PMD1	PMD2	PMD3	PMD4	PMD6	PMD7 076C	Legend:

© 2011-2012 Microchip Technology Inc.

> 3

PMD REGISTER MAP FOR PIC24EPXXXMC20X DEVICES ONLY **TABLE 4-38:**

	5																	
File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
PMD1	0260	T5MD	T4MD	T3MD	T2MD	T1MD	QEI1MD	DWMMD	1	I2C1MD	UZMD	U1MD	SPI2MD	SPI1MD	I	1	AD1MD	0000
PMD2	0762	I	I	I	I	IC4MD	IC3MD	IC2MD	IC1MD	I	1	1	I	OC4MD	OC3MD	OC2MD	OC1MD	0000
PMD3	0764	I	1	I		1	CMPMD		1	CRCMD	1	1	I	I	I	I2C2MD	1	0000
PMD4	0766	I	-	Ι		I	I	-	Ι	I	I	I	I	REFOMD CTMUMD	CTMUMD	I	I	0000
PMD6	076A		-		1	I	PWM3MD	PWM2MD PWM1MD	PWM1MD	1	1	1	I	I				0000
PMD7 076C	076C	I	Ι	I	I	I	I		Ι	Ι	I		DMA0MD DMA1MD DMA2MD DMA3MD	PTGMD	I		I	0000
- huana l			w = unknown value on Beset		nimplement	ac hear he	= Innimulamentad read as '0' Beset values are shown in hevadecimal	ide are eho	heved ni nw	Icmina								

values are shown in hexadecimal. ited, read as '0'. Reset nplemen Lin value on Reset, x = unknown Legend:

								_																
	All Resets	0000	0000	0000	0000	0000	0000			All Resets	0000	0000	0000	0000	0000	0000		All Recete	0000	0000	0000	0000	0000	0000
	Bit 0	AD1MD	OC1MD	I	Ι	1	I			Bit 0	AD1MD	OC1MD		Ι	-	I		Bit 0	AD1MD	OC1MD	I		Ι	I
	Bit 1	C1MD	OC2MD	I2C2MD			I			Bit 1	C1MD	OC2MD	I2C2MD	Ι	Ι	Ι		Bit 1	I	OC2MD	I2C2MD	-	Ι	Ι
	Bit 2	I	OC3MD	I	CTMUMD	1	Ι			Bit 2	Ι	OC3MD	1	CTMUMD	Ι	Ι		Bit 2	I	OC3MD	I	REFOMD CTMUMD		I
	Bit 3	SPI1MD	OC4MD	I	REFOMD	Ι	PTGMD			Bit 3	SPI1MD	OC4MD	1	REFOMD	Ι	PTGMD		Bit 3	SP11MD	OC4MD	I	REFOMD		PTGMD
	Bit 4	SPI2MD	I	I	Ι	-	DMA0MD DMA1MD DMA2MD DMA3MD			Bit 4	SPI2MD	I		Ι	Ι	DMA0MD DMA1MD DMA2MD DMA3MD		Bit 4	SPI2MD	I	I		Ι	DMA0MD DMA1MD DMA2MD DMA3MD
	Bit 5	U1MD	1	I	Ι		l			Bit 5	U1MD	I	1	Ι	Ι	Ι		Bit 5	U1MD	I	1	Ι	Ι	I
	Bit 6	U2MD	I	I	I	Ι	I			Bit 6	UZMD	I	Ι	—	-	Ι		Bit 6	U2MD	I	Ι	-	Ι	I
S ONLY	Bit 7	I2C1MD	I	CRCMD	I	1	I	ecimal.	S ONLY	Bit 7	I2C1MD	I	CRCMD	Ι	Ι	I	ecimal. S ONLY	Bit 7	I2C1MD	I	CRCMD	1	Ι	I
DEVICE	Bit 8	1	IC1MD	I	I	1	I	wn in hexad	DEVICE	Bit 8	I	IC1MD	1	Ι	PWM1MD	I	wn in hexad DEVICE	Bit 8	I	IC1MD			PWM2MD PWM1MD	I
(GP50X	Bit 9	I	IC2MD	I	Ι	1	I	lues are sho	KMC50X	Bit 9	DWMMD	IC2MD	Ι	Ι	PWM2MD	I	lues are sho (MC20X	Bit 9	PWMMD	IC2MD	I		PWM2MD	Ι
33EPXXXGP50X DEVICES ONLY	Bit 10	I	IC3MD	CMPMD	I	-	I	'0'. Reset values are shown in hexadecimal.	33EPXXXMC50X DEVICES ONLY	Bit 10	QEI1MD	IC3MD	CMPMD	Ι	DMEMWA	l	 '0'. Reset values are shown in hexadecimal. 33EPXXXMC20X DEVICES ONLY 	Bit 10	QEI1MD	IC3MD	CMPMD	I	PWM3MD	I
PMD REGISTER MAP FOR dsPIC	Bit 11	T1MD	IC4MD	I	1	1	I	ted, read as	R dsPIC	Bit 11	T1MD	IC4MD	Ι	Ι	Ι	Ι	ted, read as	Bit 11	T1MD	IC4MD	I	-	Ι	I
NAP FO	Bit 12	T2MD	I	I	1	1	I	unimplemen	AP FO	Bit 12	T2MD	1	1	Ι	Ι	Ι	Inimplemen	Bit 12	T2MD	I	I	-		I
ISTER 1	Bit 13	T3MD	I	I	Ι		I	Reset, = 1	ISTER I	Bit 13	T3MD	I		Ι	Ι	Ι	Reset, —= I	Bit 13	T3MD	I	Ι	Ι	Ι	I
AD REG	Bit 14	T4MD	I	I	Ι	1	Ι	\mathbf{x} = unknown value on Reset, — = unimplemented, read as	PMD REGISTER MAP FOR dsPIC	Bit 14	T4MD	I		Ι	Ι	Ι	x = unknown value on Reset, — = unimplemented, read as 41: PMD REGISTER MAP FOR dsPIC	Bit 14	T4MD	Ι	I		Ι	I
		T5MD	I	Ι			I	= unknow		Bit 15	T5MD	Ι		Ι	Ι	Ι	= unknow 1: PN	Bit 15	T5MD		1			Ι
E 4-3	Addr.	0970	0762	0764	0766	076A	076C		-4-4	Addr.	0760	0762	0764	0766	076A	076C	× 4-4	Addr.	0760	0762	0764	0766	076A	076C
TABLE 4-39:		PMD1	PMD2	PMD3	PMD4	PMD6	PMD7	Legend:	TABLE 4-40:	File Name	PMD1	PMD2		PMD4	PMD6	PMD7	Legend: ×=∪ TABLE 4-41:	File		PMD2	PMD3	PMD4	PMD6	PMD7

DS70657F-page 94

x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Legend:

TABLE 4-42 :	42:	OP AMI	P/COMP.	OP AMP/COMPARATOR REGIS	REG!	STER MAP	AP											
File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
CMSTAT	0A80	PSIDL	1	1		C4EVT	C3EVT	C2EVT	C1EVT	Ι	1	Ι	I	C40UT	C3OUT	C2OUT	CIOUT	0000
CVRCON	0A82		CVR20E				VREFSEL	Ι	I	CVREN	CVR10E	CVRR	CVRSS		CVR∙	CVR<3:0>		0000
CM1CON	0A84	CON	COE	CPOL		1	OPMODE	CEVT	COUT	EVPOL<1:0>	<1:0>	Ι	CREF	Ι		CCH	CCH<1:0>	0000
CM1MSKSRC	0A86		Ι				SELSRCC<3:0>	C<3:0>			SELSRCB<3:0>	:B<3:0>			SELSRCA<3:0>	CA<3:0>		0000
CM1MSKCON	N 0A88	HLMS	Ι	OCEN O	OCNEN	OBEN	OBNEN	OAEN	OANEN	NAGS	PAGS	ACEN	ACNEN	ABEN	ABNEN	AAEN	AANEN	0000
CM1FLTR	0A8A		Ι				1				С	CFSEL<2:0>	^	CFLTREN		CFDIV<2:0>		0000
CM2CON	0A8C	CON	COE	CPOL			OPMODE	CEVT	COUT	EVPOL<1:0>	<1:0>		CREF	-	Ι	CCH	CCH<1:0>	0000
CM2MSKSRC	: 0A8E	I	I	1	I		SELSRCC<3:0>	C<3:0>			SELSRCB<3:0>	:B<3:0>			SELSRCA<3:0>	CA<3:0>		0000
CM2MSKCON	N 0490	HLMS		OCEN O	OCNEN	OBEN	OBNEN	OAEN	OANEN	NAGS	PAGS	ACEN	ACNEN	ABEN	ABNEN	AAEN	AANEN	0000
CM2FLTR	0A92	I	I	I			1	I	I	I	0	CFSEL<2:0>	۸	CFLTREN		CFDIV<2:0>	^	0000
CM3CON	0A94	CON	COE	CPOL			OPMODE	CEVT	COUT	EVPOL<1:0>	<1:0>		CREF	Ι	Ι	CCH	CCH<1:0>	0000
CM3MSKSRC	0496	I	I	I			SELSRCC<3:0>	C<3:0>			SELSRCB<3:0>	:B<3:0>			SELSRCA<3:0>	CA<3:0>		0000
CM3MSKCON	N 0A98	HLMS		OCEN O	OCNEN	OBEN	OBNEN	OAEN	OANEN	NAGS	PAGS	ACEN	ACNEN	ABEN	ABNEN	AAEN	AANEN	0000
CM3FLTR	0A9A		Ι				1	Ι	I	Ι	0	CFSEL<2:0>	Ā	CFLTREN		CFDIV<2:0>	^	0000
CM4CON	0A9C	CON	COE	CPOL			I	CEVT	COUT	EVPOL<1:0>	<1:0>	Ι	CREF	Ι	I	CCH	CCH<1:0>	0000
CM4MSKSRC	: 0A9E		I				SELSRCC<3:0>	C<3:0>			SELSRCB<3:0>	:B<3:0>			SELSRCA<3:0>	CA<3:0>		0000
CM4MSKCON	N 0AA0	HLMS	I	OCEN O	OCNEN	OBEN	OBNEN	OAEN	OANEN	NAGS	PAGS	ACEN	ACNEN	ABEN	ABNEN	AAEN	AANEN	0000
CM4FLTR	0AA2	I	I	I			I	I	I		0	CFSEL<2:0>	Δ	CFLTREN		CFDIV<2:0>	~	0000
Legend:	x = unkr	own value (on Reset, —	\mathbf{x} = unknown value on Reset, — = unimplemented, read	ented, reac		as '0'. Reset values are shown in hexadecimal	are shown in	hexadecim	lal.								
TABLE 4-43 :	43:	CTMU F	CTMU REGISTER MAP	ER MAP														
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8		Bit 7	Bit 6	Bit 5	Bit 4 Bi	Bit 3 Bit 2	2 Bit 1	Bit 0	All Resets
CTMUCON1	033A	CTMUEN	Ι	CTMUSIDI	- TGEN	EDGEN	EDGSEQEN	IDISSEN	N CTTRIG	- D	_					1		0000
CTMUCON2	033C	EDG1MOD	EDG1POL	1		EDG1	EDG1SEL<1:0>	EDG2ST.	EDG2STAT EDG1STAT		EDG2MOD ED	EDG2POL		– ED	EDG2SEL<1:0>	- <0		0000
CTMUICON	033E			ITRIM<5:0>	<5:0>			IR	RNG<1:0>	1							Ι	0000

© 2011-2012 Microchip Technology Inc.

dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X, AND PIC24EPXXXGP/MC20X

All Resets

Bit 0

Bit 1

Bit 2

Bit 3

Bit 4

Bit 5

Bit 6

Bit 7

Bit 8

Bit 9

Bit 10

Bit 11

Bit 12

Bit 13

Bit 14

Bit 15

Addr

TABLE 4-44: File Name

Legend:

JTAG INTERFACE REGISTER MAP

x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

JDATAH<27:16>

JDATAL<15:0>

0000 XXXX

DS70657F-page 95

0FF0 0FF2

JDATAH JDATAL

Bit 1 Bit 2 Bit 1 Bit 1 Bit 1 Bit 4 Bit 3 Bit 3 <th< th=""></th<>
CHEM SIZE DIR HuL NLLW C <thc< th=""> <thc< th=""> C <!--</th--></thc<></thc<>
FORCE I
SIN-FIGA- SIN-SIN-FIGA- SIN-SIN-SIN-FIGA- SIN-SIN-SIN-FIGA- SIN-SIN-SIN-FIGA- SIN-SIN-SIN-FIGA- SIN-SIN-SIN-FIGA- SIN-SIN-SIN-SIN-FIGA- SIN-SIN-SIN-SIN-SIN-FIGA- SIN-SIN-SIN-SIN-SIN-SIN-SIN-SIN-SIN-SIN-
Image: 1
Image: light of
Image: constraint of the sector of
Antical and angle and a
FORCE I I I I IRACESON I </td
IT I I I I I I I I I I I I I I I I I I
Image: Displayed integration integratintegratex integration integrate integrate integrate integrate int
STB< STB< STB< STB< STB
House House <th< td=""></th<>
<
CHEN SIZE DIR HALF NULLW - AMODE<1:0> - Inclusion
FORCE I I I I I I I I IRGSEL IRC
Image: Sind Sind Sind Sind Sind Sind Sind Sind
Image: Signature STB<15.0
STB<23:16> PAD<15:0> STB<23:16> PAD<15:0> STB<23:16> PAD<15:0> STB<23:16> STB<23:16> CHU V V V V V V CHU V V V V V V V CHU V V V V V V V V V CHU V
Pade15:0- <
CNT<13:0> CHEN SIZE DIR HALF NULLW AMODE<1:0> <th< td=""></th<>
CHEN BIZE DIR HALF NULLW - AMODE<1:0> -<
FORCE - - - - IRQSEL<7:0- Image: Signature STA<15:0-
STA<15.0> Image: STA STA<15.0> STA STA<15.0> STB STB STB Image: STB STB STB STB Image: STB STB STB STB STB Image: STB STB STB STB STB STB Image: STB Image: STB Image: STB Image: STB Image: STB Image: STB Image: STB Image: STB Image: STB Image: STB Image: STB Image: STB Image: STB Image: STB Image: STB Image: STB Image: STB Image: STB Image: STB Image: STB Image: STB Image: STB Image: STB Image: STB Image: STB Image: STB Image: STB Image: STB Image: STB Image: STB Image: STB Image: STB Image: STB
STA<23:16> STB<15:0> STB<23:16> STB<23:16> STB<23:16> STB<23:16>
STB<15:0> - - - - STB<23:16> - - - - - STB<23:16> -
STB<23:16> STB<23:16> STB<23:16> STB<23:16>
- - - CNT<(3:0) - - - - - PWCOL3 - - - - - PWCOL3 - - - - - PWCOL3
- - - - Pwcol2 - - - - - Pwcol3 - - - - - -
Racol3 Racol2
0BF4 — — — — — — — — — —
0BF6 – – – – – – – – – – – – – – LSTCH<3:0>
0BF8 DSADR<15:0>
0BFA DSADR<23:16>

DMAC REGISTER MAP

DS70657F-page 96

dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X, AND PIC24EPXXXGP/MC20X

x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

T

ANSELC

DS70657F-page 97

Legend:

0000 0000 0000 0807

> CNPUC0 CNPDC0

CNPUC1 CNPDC1

CNPUC2

ODCC3 CNIEC3 CNPUC3

CNPUC4

CNPUC5 CNPDC5

CNPUC6 CNPDC6

CNPUC8 CNPDC8

CNIEC9 CNPUC9 CNPDC9

CNPUC10 CNPDC10

CNPUC12 CNPDC12

CNPUC13 CNPDC13

CNPUC15 CNPDC15

CNIEC15

CNENC CNPUC CNPDC

LATC ODCC CNIEC12

LATC13 ODCC13 CNIEC13

LATC15 ODCC15

0E24 0E26 0E28 0E28 0E2A 0E2C

LATC6 ODCC6 CNIEC6 CNPDC2

CNPDC3

CNPDC4

CNIEC1

CNIEC2

ODCC4 CNIEC4 ANSCO

ANSC1

ANSC2

1

I

0000

LATC0

ODCC0 CNIEC0

LATC1 ODCC1

ODCC2

LATC2

LATC3

LATC4

LATC5

ODCC5 CNIEC5

ODCC7 CNIEC7 CNPUC7 CNPDC7

ODCC8 CNIEC8

LATC9 ODCC9

> ODCC10 CNIEC10

0DCC11 CNIEC11 CNPUC11 CNPDC11 ANSC11

LATC10

LATC11

LATC12 ODCC12

LATC7

LATC8

© 2011-2012 Microchip Technology Inc.

Downloaded from Arrow.com.

	S	_			_	_	_	_		s	- I										ş				_		_	_
	All Resets	0160	XXXX	XXXX	0000	0000	0000	0000		All Resets	F000	XXXX	XXXX	0000	0000	0000	0000	0000			All Resets	0173	XXXX	XXXX	0000	0000	0000	0000
	Bit 0	I	Ι	Ι	Ι	Ι	Ι	1		Bit 0	I	Ι	Ι		Ι	Ι	Ι	Ι			Bit 0	TRISF0	RF0	LATF0	ODCF0	CNIEF0	CNPUF0	CNPDF0
۲.	Bit 1	I	Ι	Ι	I	Ι	Ι	1	≻.	Bit 1	I		I		Ι	Ι	-	-		۲	Bit 1	TRISF1	RF1	LATF1	ODCF1	CNIEF1	CNPUF1	CNPDF1
PORTD REGISTER MAP FOR PIC24EPXXXGP/MC206 AND dsPIC33EPXXXGP/MC206/506 DEVICES ONLY	Bit 2	I	I	I	I	I	I	I	ES ONL	Bit 2	I	I	I	-	—	-	-	-		ES ONL	Bit 2	I	I					
חבעוכ	Bit 3	1	1	1	1	1	1	1	DEVICI	Bit 3	I	I	I	-	—	-	-			DEVICI	Bit 3	I						
	Bit 4	I	I	I	1	I	1	1	206/506	Bit 4			I							06/506	Bit 4	I	I					1
	Bit 5	TRISD5	RD5	LATD5	ODCD5	CNIED5	CNPUD5	CNPDD5	GP/MC2	Bit 5	I	I	Ι		Ι			-		GP/MC2	Bit 5	1					I	1
	Bit 6	TRISD6	RD6	LATD6	ODCD6	CNIED6	CNPUD6	CNPDD6	EPXXX	Bit 6	Ι	Ι	I		Ι	Ι	Ι	-		EPXXX	Bit 6	I						
)))))	Bit 7	I	I	I	I	I	1	1	nal. sPIC33	Bit 7	I		I		Ι	Ι			nal.	sPIC33	Bit 7	I	I					1
-	Bit 8	TRISD8	RD8	LATD8	ODCD8	CNIED8	CNPUD8	CNPDD8	AND d	Bit 8	I	Ι	Ι	Ι	Ι	Ι	Ι		n hexadeci	AND d	Bit 8	I	I					1
	Bit 9	I	1	1	1	1	1	1	re shown ir /MC206	Bit 9	I	1	Ι		Ι	Ι	Ι	Ι	are shown i	/MC206	Bit 9	1	I					
	Bit 10	I	I	I	1	1	1	1	s '0'. Reset values are shown in hexadecimal. 224EPXXXGP/MC206 AND dsPIC33EPXXXGP/MC206/506 DEVICES ONLY	Bit 10	I	Ι	1		Ι	Ι	Ι	Ι	= unimplemented, read as '0'. Reset values are shown in hexadecimal	:24EPXXXGP/MC206 AND dsPIC33EPXXXGP/MC206/506 DEVICES ONLY	Bit 10	1						
	Bit 11	1	1	1	1	1	1		ad as '0'. Re: PIC24EF	Bit 11	I	Ι	I	Ι	Ι	Ι	Ι	Ι	ld as '0'. Re	PIC24EF	Bit 11	I	I					1
	Bit 12	1	1	1	1	1	1	1	p FOR I	Bit 12	TRISE12	RE12	LATE12	ODCE12	CNIEE12	CNPUE12	CNPDE12	ANSE12	mented, rea		Bit 12	I	I					1
-	Bit 13	1	1	1		1			own value on Reset, — = unimplemented, rev PORTE REGISTER MAP FOR	Bit 13	TRISE13	RE13	LATE13	ODCE13	CNIEE13		CNPDE13	ANSE13	– = unimple	PORTF REGISTER MAP FOR	Bit 13	1	1					
	Bit 14 B	1	1	1		1			on Reset, -	Bit 14	TRISE14	RE14	LATE14	ODCE14	CNIEE14		CNPDE14 (ANSE14	on Reset, -	REGIS ⁻	Bit 14	1						
	Bit 15 Bi		1	1	1		1	1	 x = unknown value on Reset, — = unimplemented, read as 50: PORTE REGISTER MAP FOR PIC 	Bit 15	TRISE15 T	RE15	LATE15 1	ODCE15 C	CNIEE15 C		CNPDE15 C	ANSE15 /	\mathbf{x} = unknown value on Reset, —	PORTF	Bit 15 E	1				1		
		30	32 -	34	36 -	38	- ¥) Č	.x = unki	Addr.	0E40 TF	0E42	0E44 L	0E46 O	0E48 CI		0E4C CN	0E4E A	x = unk	·51:	Addr. E	0E50	0E52	0E54	0E56	0E58	0E5A	0E5C
	File Addr. Name	FRISD 0E30	PORTD 0E32	LATD 0E34	ODCD 0E36	CNEND 0E38	CNPUD 0E3A	CNPDD 0E3C	Legend: × = ∪ TABLE 4-50:	File Ac Name Ac	IRISE 0E	PORTE 0E	LATE 0E	ODCE 0E	CNENE 0E		CNPDE 0E	ANSELE 0E	Legend:	TABLE 4-51:	File A	TRISF 01	PORTF 01	LATF 01	ODCF 01	CNENF 01	CNPUF 01	CNPDF 01

DS70657F-page 98

Legend:

 E5C
 —
 —
 —
 —
 —
 —
 —
 —
 —
 —
 —
 —
 —
 —
 —
 —
 —
 —
 —
 —
 —
 —
 —
 —
 —
 —
 —
 —
 —
 —
 —
 —
 —
 —
 —
 —
 —
 —
 —
 —
 —
 —
 —
 —
 —
 —
 —
 —
 —
 —
 —
 —
 —
 —
 —
 —
 —
 —
 —
 —
 —
 —
 —
 —
 —
 —
 —
 —
 —
 —
 —
 —
 —
 —
 —
 —
 —
 —
 —
 —
 —
 —
 —
 —
 —
 —
 —
 —
 _
 _
 _
 _
 _
 _
 _
 _
 _
 _
 _
 _
 _
 _
 _
 _
 _
 _
 _
 _
 _
 _
 _
 _
 _
 _
 _
 _
 _
 _

Downloaded from Arrow.com.

	1-75-	201																
File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISG	0E60	Ι	I	I	I	I	I	TRISG9	TRISG8	TRISG7	TRISG6	I	I	I	1	1	1	0300
PORTG	0E62	1	I	I	I	I	I	RG9	RG8	RG7	RG6	I	I	I	1	1	1	XXXX
LATG	0E64	Ι	Ι	Ι	Ι	I	I	LATG9	LATG8	LATG7	LATG6	I	I	I	I	I	I	XXXX
ODCG	0E66	Ι	Ι	Ι	Ι		Ι	ODCG9	ODCG8	ODCG7	ODCG6	Ι	Ι	Ι	I	Ι	I	0000
CNENG	0E68	Ι	I	Ι	Ι	Ι	I	CNIEG9	CNIEG8	CNIEG7	CNIEG6	I	Ι	I	I	I	Ι	0000
CNPUG	0E6A	Ι	-	-	Ι	Ι	I	CNPUG9	CNPUG9 CNPUG8 CNPUG7	CNPUG7	CNPUG6	Ι	Ι	Ι	1	I	Ι	0000
CNPDG 0E6C	0E6C	Ι	Ι	Ι	Ι		Ι	CNPDG9	CNPDG8	CNPDG9 CNPDG8 CNPDG7 CNPDG6	CNPDG6	Ι	Ι	Ι	I	Ι	I	0000
Legend:		unknown va	alue on Rest	st, — = unim	x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal	ad as '0'. R	eset values	are shown	in hexadecii	nal.								

PORTG REGISTER MAP FOR PIC24EPXXXGP/MC206 AND dsPIC33EPXXXGP/MC206/506 DEVICES ONLY **TABLE 4-52**:

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISA	0E00		1		1	1	TRISA10	TRISA9	TRISA8	TRISA7	1	1	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	079F
PORTA	0E02		1	I	1	1	RA10	RA9	RA8	RA7		1	RA4	RA3	RA2	RA1	RA0	0000
LATA	0E04		I	1	1	Ι	LATA10	LATA9	LATA8	LATA7	1	I	LATA4	LATA3	LATA2	LA1TA1	LA0TA0	0000
ODCA	0E06		1	1	1	Ι	ODCA10	ODCA9	ODCA8	ODCA7		1	ODCA4	ODCA3	ODCA2	ODCA1	ODCA0	0000
CNENA	0E08		Ι	Ι	I	Ι	CNIEA10	CNIEA9	CNIEA8	CNIEA7	Ι	Ι	CNIEA4	CNIEA3	CNIEA2	CNIEA1	CNIEA0	0000
CNPUA	0E0A		Ι	Ι	Ι	Ι	CNPUA10	CNPUA9	CNPUA8	CNPUA7		Ι	CNPUA4	CNPUA3	CNPUA2	CNPUA1	CNPUA0	0000
CNPDA	0E0C		Ι	I	I	Ι	CNPDA10	CNPDA9	CNPDA8	CNPDA7	I	I	CNPDA4	CNPDA3	CNPDA2	CNPDA1	CNPDA0	0000
ANSELA	0E0E		Ι	Ι	Ι	Ι				1		Ι	ANSA4	I	Ι	ANSA1	ANSA0	0013
	-4-24					ב							PUC/707					
File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISB	0E10	TRISB15	TRISB14	TRISB13	TRISB12	TRISB11	TRISB10	TRISB9	TRISB8	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	FFFF
PORTB	0E12	RB15	RB14	RB13	RB12	RB11	RB10	RB9	RB8	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RBO	XXXX
LATB	0E14	LATB15	LATB14	LATB13	LATB12	LATB11	LATB10	LATB9	LATB8	LATB7	LATB6	LATB5	LATB4	LATB3	LATB2	LATB1	LATB0	XXXX
ODCB	0E16	ODCB15	ODCB14	ODCB13	ODCB12	ODCB11	ODCB10	ODCB9	ODCB8	ODCB7	ODCB6	ODCB5	ODCB4	ODCB3	ODCB2	ODCB1	ODCB0	0000
CNENB 0E18		CNIEB15	CNIEB14	CNIEB13	CNIEB12	CNIEB11	CNIEB10	CNIEB9	CNIEB8	CNIEB7	CNIEB6	CNIEB5	CNIEB4	CNIEB3	CNIEB2	CNIEB1	CNIEB0	0000
CNPUB	0E1A (CNPUB15	CNPUB14	CNPUB13	CNPUB12	CNPUB11	CNPUB10	CNPUB9	CNPUB8	CNPUB7	CNPUB6	CNPUB5	CNPUB4	CNPUB3	CNPUB2	CNPUB1	CNPUB0	0000
CNPDB	0E1C (CNPDB15	CNPDB14	CNPDB13	CNPDB12	CNPDB11	CNPDB10	CNPDB9	CNPDB8	CNPDB7	CNPDB6	CNPDB5	CNPDB4	CNPDB3	CNPDB2	CNPDB1	CNPDB0	0000
ANSELB 0E1E	0E1E	Ι	Ι	Ι	Ι	I	Ι		ANSB8	Ι	I	Ι		ANSB3	ANSB2	ANSB1	ANSBO	010F
Legend:	×	a unknown ve	alue on Rese	st, — = unim	\mathbf{x} = unknown value on Reset, — = unimplemented, read \mathbf{c}	ead as '0'. F	as '0'. Reset values are shown in hexadecimal.	are shown	in hexadeci	mal.								
TABLE 4-55:	: 4-55		TC REG	ISTER N	PORTC REGISTER MAP FOR PI		C24EPXXXGP/MC204 AND dsPIC33EPXXXGP/MC204/504 DEVICES ONLY	P/MC20	4 AND (dsPIC33	EPXXX	GP/MC.	204/504	DEVIC	ES ONL	≻.		
File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets

DS70657F-page 100

00000000000

CNPUC0 CNPDC0

CNIEC1 CNPUC1 CNPDC1

CNPUC2 CNPDC2

CNPDC3

CNPUC5 CNPDC5

CNPUC7 CNPDC7

CNPUC8 CNPDC8

CNPUC9 CNPDC9

LATC5 ODCC5 CNIEC5

> CNIEC6 CNPUC6 CNPDC6

CNIEC7

ODCC8 CNIEC8

ODCC9 CNIEC9

ODCC6

RC6 LATC6

> LATC7 ODCC7

RC8 LATC8

TRISC9 RC9 LATC9

1

0E22 0E24

PORTC

0E20

TRISC

L

1 1 1 1 1

Т

 ANSCO

ANSC1

ANSC2

0000

RC0 LATC0

> LATC1 ODCC1

RC2 LATC2

RC3 LATC3

LATC4

ODCC0 CNIEC0

ODCC2 CNIEC2

ODCC3 CNIEC3 CNPUC3

ODCC4 CNIEC4 CNPUC4 CNPDC4

03FF xxxx

FRISCO

TRISC1 RC1

TRISC2

TRISC3

TRISC4 RC4

TRISC5 RC5

TRISC6

TRISC7

TRISC8

RC7

$\ensuremath{\textcircled{}^\circ}$ 2011-2012 Microchip Technology Inc.

0E26 0E28 0E2A 0E2C

LATC ODCC

CNPUC

CNENC

щ	TABLE 4-56:	POR	TA REG	ISTER N	PORTA REGISTER MAP FOR PIC24EPXXXGP/MC203 AND dsPIC33EPXXXGP/MC203/503 DEVICES ONLY	R PIC24E	EPXXXG	P/MC20	3 AND c	IsPIC33	EPXXX	GP/MC	203/503	DEVIC	ES ON	≻.	-	
File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISA	0E00	1	I	1			Ι	I	TRISA8	I	I	Ι	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	011F
PORTA	0E02	I	Ι	Ι	Ι	Ι	I	Ι	RA8	-	-	I	RA4	RA3	RA2	RA1	RA0	0000
LATA	0E04	Ι	Ι	Ι	Ι	Ι	Ι	Ι	LATA8	Ι	Ι	Ι	LATA4	LATA3	LATA2	LA1TA1	LA0TA0	0000
ODCA	0E06	I	Ι	1	1	Ι	1	I	ODCA8	-	I	1	ODCA4	ODCA3	ODCA2	ODCA1	ODCA0	0000
CNENA	0E08	I	Ι	Ι	Ι		Ι	Ι	CNIEA8	I	Ι	Ι	CNIEA4	CNIEA3	CNIEA2	CNIEA1	CNIEA0	0000
CNPUA	0E0A	I	Ι	I	Ι		Ι	I	CNPUA8	I	I	I	CNPUA4	CNPUA3	CNPUA2	CNPUA1	CNPUA0	0000
CNPDA (0E0C	Ι	Ι	Ι	Ι	Ι	Ι	Ι	CNPDA8	Ι	Ι		CNPDA4	CNPDA3	CNPDA2	CNPDA1	CNPDA0	0000
ANSELA	DEDE	I	Ι	1	1	Ι	Ι	Ι	I	1	Ι	I	ANSA4	I	I	ANSA1	ANSA0	0013
TABLE 4-57:	4-57:	POR	TB REG	ISTER N	PORTB REGISTER MAP FOR		PIC24EPXXXGP/MC203 AND dsPIC33EPXXXGP/MC203/503 DEVICES ONLY	P/MC20	3 AND 6	dsPIC33	EPXXX	(GP/MC	203/503	DEVIC	ES ON	≻.		
File Ac Name Ac	Addr. B	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISB 0E	0E10 TR	TRISB15	TRISB14	TRISB13	TRISB12	TRISB11	TRISB10	TRISB9	TRISB8	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISBO	FFFF
PORTB 0E	0E12 R	RB15	RB14	RB13	RB12	RB11	RB10	RB9	RB8	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0	XXXX
LATB 0E	0E14 LA	LATB15	LATB14	LATB13	LATB12	LATB11	LATB10	LATB9	LATB8	LATB7	LATB6	LATB5	LATB4	LATB3	LATB2	LATB1	LATB0	XXXX
ODCB 0E	0E16 OD	ODCB15	ODCB14	ODCB13	ODCB12	ODCB11	ODCB10	ODCB9	ODCB8	ODCB7	ODCB6	ODCB5	ODCB4	ODCB3	ODCB2	ODCB1	ODCB0	0000
CNENB 0E	0E18 CN	CNIEB15 (CNIEB14	CNIEB13	CNIEB12	CNIEB11	CNIEB10	CNIEB9	CNIEB8	CNIEB7	CNIEB6	CNIEB5	CNIEB4	CNIEB3	CNIEB2	CNIEB1	CNIEB0	0000
CNPUB 0E	0E1A CNI	CNPUB15 0	CNPUB14	CNPUB13	CNPUB12	CNPUB11	CNPUB10	CNPUB9	CNPUB8	CNPUB7	CNPUB6	CNPUB5	CNPUB4	CNPUB3	CNPUB2	CNPUB1	CNPUB0	0000
CNPDB 0E	0E1C CN	CNPDB15 0	CNPDB14	CNPDB13	CNPDB12	CNPDB11	CNPDB10	CNPDB9	CNPDB8	CNPDB7	CNPDB6	CNPDB5	CNPDB4	CNPDB3	CNPDB2	CNPDB1	CNPDB0	0000
ANSELB 0E	0E1E	1	I	I	Ι	I	I	I	ANSB8	I	I	I	I	ANSB3	ANSB2	ANSB1	ANSB0	010F
Legend: x= L TABLE 4-58:	x = un 4-58:	POR	Iue on Rese TC REG	et, —= unim iISTER N	x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal. 58: PORTC REGISTER MAP FOR PIC24EPXXXGP/MC203 AND dsPIC33EPXXXGP/MC203/503 DEVICES ONLY	read as '0'. F R PIC24E	Reset values	are shown i P/MC20	in hexadecii 3 AND (^{nal.} JsPIC33	EPXXX	(GP/MC	203/503		ES ONL	≻.		
File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISC	0E20	I	I	I	I	I	I	I	TRISC8	Ι	1	I	1		I	TRISC1	TRISCO	0107
PORTC	0E22	I	I	I	I	I	I	1	RC8	I	I	I	I		I	RC1	RC0	XXXX
ŀ																		

© 2011-2012 Microchip Technology Inc.

DS70657F-page 101

CNPDC ANSELC Legend:

0000 0000 0007

CNPDC0 ANSC0 **CNPUC0**

CNPDC1 ANSC1

I

I

I

x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

I

1

0E2E

1 T

CNPUC8 CNPDC8

I

XXXXX 0000 0000

LATC0 ODCC0 **CNIECO**

LATC1

1 I

> 1 T T

I

> I I I I T I

I 1 I I T I I

LATC8 ODCC8 CNIEC8

I 1

> I I T

I

I T 1 I

I

I

I I I I I I

1 1 1 1

0E24 0E26 0E28

ODCC LATC

0E2A 0E2C

CNENC CNPUC

I T I I I 1 I

1 1

I T T I

I 1 I T T T 1

 ODCC1 CNIEC1 CNPUC1

I

I T I

dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X, AND PIC24EPXXXGP/MC20X

Downloaded from Arrow.com.

	All Resets	001C	0000	0000	0000	0000	0000	0000	0013	
	Bit 0	TRISA0	RA0	LA0TA0	ODCA0	CNIEA0	CNPUA0	CNPDA0	ANSA0	
≻.	Bit 1	TRISA1	RA1	LA1TA1	ODCA1	CNIEA1			ANSA1	
ES ONL	Bit 2	TRISA2	RA2	LATA2	ODCA2	CNIEA2	CNPUA3 CNPUA2 CNPUA1	CNPDA3 CNPDA2 CNPDA1	I	
2 DEVIC	Bit 3	TRISA3	RA3	LATA3	ODCA3	CNIEA3			Ι	
:202/503	Bit 4	TRISA4	RA4	LATA4	ODCA4	CNIEA4	CNPUA4	CNPDA4	ANSA4	
KGP/MC	Bit 5	I	Ι	I	Ι	I	I	Ι	I	
SEPXX)	Bit 6	I								
dsPIC3:	Bit 7	Ι	I		I			Ι	I	simal.
2 AND	Bit 8	Ι	Ι	Ι	Ι	Ι	I	Ι	Ι	in hexadeo
P/MC20	Bit 9	Ι	Ι		Ι		l	Ι	I	are shown
PXXXG	Bit 10	I	Ι	I	Ι	I	I	Ι	Ι	teset values
TABLE 4-59: PORTA REGISTER MAP FOR PIC24EPXXXGP/MC202 AND dsPIC33EPXXXGP/MC202/502 DEVICES ONLY	Bit 11	I								${f x}$ = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal
IAP FOF	Bit 12	Ι	Ι	I	Ι	I	I	Ι	Ι	plemented, I
STER N	Bit 13	Ι								t, — = unim
FA REGI	Bit 14	I	I	Ι	I	Ι	I	Ι	I	lue on Rese
PORT	Bit 15	I								unknown va
4-59:	Addr.	0E00	0E02	0E04	0E06	0E08	OEOA	0E0C	DEDE) = X
TABLE	File Name	TRISA	PORTA	LATA	ODCA	CNENA	CNPUA	CNPDA	ANSELA	Legend:

PORTB REGISTER MAP FOR PIC24EPXXXGP/MC202 AND dsPIC33EPXXXGP/MC202/502 DEVICES ONLY **TABLE 4-60:**

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISB	0E10	0E10 TRISB15	TRISB14	TRISB13	TRISB12	TRISB11	TRISB10	TRISB9	TRISB8	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	FFF
PORTB 0E12	0E12	RB15	RB14	RB13	RB12	RB11	RB10	RB9	RB8	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0	XXXX
LATB	0E14	LATB15	LATB14	LATB13	LATB12	LATB11	LATB10	LATB9	LATB8	LATB7	LATB6	LATB5	LATB4	LATB3	LATB2	LATB1	LATB0	XXXX
ODCB		0E16 ODCB15	ODCB14	ODCB13	ODCB12	ODCB11	ODCB10	ODCB9	ODCB8	ODCB7	ODCB6	ODCB5	ODCB4	ODCB3	ODCB2	ODCB1	ODCB0	0000
CNENB	0E18	0E18 CNIEB15	CNIEB14	CNIEB13	CNIEB12	CNIEB11	CNIEB10	CNIEB9	CNIEB8	CNIEB7	CNIEB6	CNIEB5	CNIEB4	CNIEB3	CNIEB2	CNIEB1	CNIEBO	0000
CNPUB	0E1A	CNPUB15	CNPUB 0E1A CNPUB15 CNPUB14 CNPUB13 CNPUB12 CNPUB11	CNPUB13	CNPUB12	CNPUB11	CNPUB10	CNPUB9	CNPUB8	CNPUB7	CNPUB6	CNPUB5	CNPUB4	CNPUB4 CNPUB3 CNPUB2	CNPUB2	CNPUB1	CNPUB0	0000
CNPDB	0E1C	CNPDB15	CNPDB 0E1C CNPDB15 CNPDB14 CNPDB13 CNPDB12 CNPDB11	CNPDB13	CNPDB12	CNPDB11	CNPDB10	CNPDB9	CNPDB8	CNPDB7	CNPDB6	CNPDB5	CNPDB4	CNPDB3	CNPDB2	CNPDB1	CNPDB0	0000
ANSELB 0E1E	0E1E	I	I	Ι	I	Ι	Ι	Ι	ANSB8	Ι	I	Ι	Ι	ANSB3	ANSB2	ANSB1	ANSB0	010F
Legend:		= unknown v	\mathbf{x} = unknown value on Reset, — = unimplemented, read	et, — = unim _i	plemented, r	ead as '0'. F	as '0'. Reset values are shown in hexadecimal	are shown	in hexadeci	mal.								


dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X, AND PIC24EPXXXGP/MC20X

DS70657F-page 102


4.4.1 PAGED MEMORY SCHEME

The dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/ 50X, and PIC24EPXXXGP/MC20X architecture extends the available data space through a paging scheme, which allows the available data space to be accessed using MOV instructions in a linear fashion for pre- and post-modified effective addresses (EA). The upper half of base data space address is used in conjunction with the data space page registers, the 10-bit read page register (DSRPAG) or the 9-bit write page register (DSWPAG), to form an extended data space (EDS) address or Program Space Visibility (PSV) address. The data space page registers are located in the SFR space. Construction of the EDS address is shown in Figure 4-1. When DSRPAG<9> = 0 and base address bit EA<15> = 1, DSRPAG<8:0> is concatenated onto EA<14:0> to form the 24-bit EDS read address. Similarly when base address bit EA<15> = 1, DSWPAG<8:0> is concatenated onto EA<14:0> to form the 24-bit EDS write address.






^{© 2011-2012} Microchip Technology Inc.



EXAMPLE 4-2: EXTENDED DATA SPACE (EDS) WRITE ADDRESS GENERATION

The paged memory scheme provides access to multiple 32-Kbyte windows in the EDS and PSV memory. The data space page registers DSxPAG, in combination with the upper half of data space address can provide up to 16 Mbytes of additional address space in the EDS and 8 Mbytes (DSRPAG only) of PSV address space. The paged data memory space is shown in Example 4-3.

The program space (PS) can be accessed with DSRPAG of 0x200 or greater. Only reads from PS are supported using the DSRPAG. Writes to PS are not supported, so DSWPAG is dedicated to DS, including EDS, only. The data space and EDS can be read from and written to using DSRPAG and DSWPAG, respectively.



© 2011-2012 Microchip Technology Inc.

Allocating different page registers for read and write access allows the architecture to support data movement between different pages in data memory. This is accomplished by setting the DSRPAG register value to the page from which you want to read, and configuring the DSWPAG register to the page to which it needs to be written. Data can also be moved from different PSV to EDS pages, by configuring the DSRPAG and DSWPAG registers to address PSV and EDS space, respectively. The data can be moved between pages by a single instruction.

When an EDS or PSV page overflow or underflow occurs, EA<15> is cleared as a result of the register indirect EA calculation. An overflow or underflow of the EA in the EDS or PSV pages can occur at the page boundaries when:

- The initial address prior to modification addresses an EDS or PSV page
- The EA calculation uses pre- or post-modified register indirect addressing. However, this does not include register offset addressing

In general, when an overflow is detected, the DSxPAG register is incremented, and the EA<15> bit is set to keep the base address within the EDS or PSV window. When an underflow is detected, the DSxPAG register is decremented, and the EA<15> bit is set to keep the base address within the EDS or PSV window. This creates a linear EDS and PSV address space, but only when using Register Indirect Addressing modes.

Exceptions to the operation described above arise when entering and exiting the boundaries of page 0, EDS, and PSV spaces. Table 4-61 lists the effects of overflow and underflow scenarios at different boundaries.

In the following cases, when overflow or underflow occurs, the EA<15> bit is set and the DSxPAG is not modified; therefore, the EA will wrap to the beginning of the current page:

- · Register indirect with register offset addressing
- Modulo Addressing
- · Bit-reversed addressing

TABLE 4-61:OVERFLOW AND UNDERFLOW SCENARIOS AT PAGE 0, EDS, and PSV SPACE
BOUNDARIES

O/U,			Before			After	
0/0, R/W	Operation	DSxPAG	DS EA<15>	Page Description	DSxPAG	DS EA<15>	Page Description
O, Read		DSRPAG = 0x1FF	1	EDS: Last page	DSRPAG = 0x1FF	0	See Note 1
O, Read	[++\Wn]	DSRPAG = 0x2FF	1	PSV: Last lsw page	DSRPAG = 0x300	1	PSV: First MSB page
O, Read	or [Wn++]	DSRPAG = 0x3FF	1	PSV: Last MSB page	DSRPAG = 0x3FF	0	See Note 1
O, Write		DSWPAG = 0x1FF	1	EDS: Last page	DSWPAG = 0x1FF	0	See Note 1
U, Read		DSRPAG = 0x001	1	PSV page	DSRPAG = 0x001	0	See Note 1
U, Read	[Wn] Or [Wn]	DSRPAG = 0x200	1	PSV: First Isw page	DSRPAG = 0x200	0	See Note 1
U, Read	[WII]	DSRPAG = 0x300	1	PSV: First MSB page	DSRPAG = 0x2FF	1	PSV: Last Isw page

Legend: O = Overflow, U = Underflow, R = Read, W = Write

Note 1: The register indirect address now addresses a location in the base data space (0x0000-0x8000).

2: An EDS access with DSxPAG = 0x000 will generate an address error trap.

3: Only reads from PS are supported using DSRPAG. An attempt to write to PS using DSWPAG will generate an address error trap.

4: Pseudo-linear addressing is not supported for large offsets.

4.4.2 EXTENDED X DATA SPACE

The lower portion of the base address space range between 0x0000 and 0x2FFF is always accessible regardless of the contents of the data space page registers. It is indirectly addressable through the register indirect instructions. It can be regarded as being located in the default EDS page 0 (i.e., EDS address range of 0x000000 to 0x002FFF with the base address bit EA<15> = 0 for this address range). However, page 0 cannot be accessed through upper 32 Kbytes, 0x8000 to 0xFFFF, of base data space in combination with DSRPAG = 0x00 or DSWPAG = 0x00. Consequently, DSRPAG and DSWPAG are initialized to 0x001 at Reset.


- Note 1: DSxPAG should not be used to access page 0. An EDS access with DSxPAG set to 0x000 will generate an Address Error trap.
 - **2:** Clearing the DSxPAG in software has no effect.

FIGURE 4-17: EDS MEMORY MAP

The remaining pages including both EDS and PSV pages are only accessible using the DSRPAG or DSWPAG registers in combination with the upper 32 Kbytes, 0x8000 to 0xFFFF, of the base address, where base address bit EA<15> = 1.

For example, when DSRPAG = 0x01 or DSWPAG = 0x01, accesses to the upper 32 Kbytes, 0x8000 to 0xFFFF, of the data space will map to the EDS address range of 0x008000 to 0x00FFFF. When DSRPAG = 0x02 or DSWPAG = 0x02, accesses to the upper 32 Kbytes of the data space will map to the EDS address range of 0x010000 to 0x017FFF and so on, as shown in the EDS memory map in Figure 4-17.

For more information of the PSV page access using data space page registers refer to **4.5** "**Program Space Visibility from Data Space**" in **Section 4.** "**Program Memory**" (DS70613) of the "*dsPlC33E/ PlC24E Family Reference Manual*".



^{© 2011-2012} Microchip Technology Inc.

4.4.3 DATA MEMORY ARBITRATION AND BUS MASTER PRIORITY

EDS accesses from bus masters in the system are arbitrated.

The arbiter for data memory (including EDS) arbitrates between the CPU, the DMA, and the ICD module. In the event of coincidental access to a bus by the bus masters, the arbiter determines which bus master access has the highest priority. The other bus masters are suspended and processed after the access of the bus by the bus master with the highest priority.

By default, the CPU is bus master 0 (M0) with the highest priority, and the ICD is bus master 4 (M4) with the lowest priority. The remaining bus master (DMA controller) is allocated to M3, (M1 and M2 are reserved and cannot be used). The user application may raise or lower the priority of the DMA controller to be above that of the CPU by setting the appropriate bits in the EDS Bus Master Priority Control (MSTRPR) register. All bus masters with raised priorities will maintain the same priority relationship relative to each other (i.e., M1 being highest and M3 being lowest with M2 in between). Also, all the bus masters with priorities below

FIGURE 4-18: ARBITER ARCHITECTURE


that of the CPU maintain the same priority relationship relative to each other. The priority schemes for bus masters with different MSTRPR values are tabulated in Table 4-62.

This bus master priority control allows the user application to manipulate the real-time response of the system, either statically during initialization, or dynamically in response to real-time events.

TABLE 4-62:	DATA MEMORY BUS
	ARBITER PRIORITY

Priority	MSTRPR<15:0	> Bit Setting ⁽¹⁾
Thority	0x0000	0x0020
M0 (highest)	CPU	DMA
M1	Reserved	CPU
M2	Reserved	Reserved
M3	DMA	Reserved
M4 (lowest)	ICD	ICD

Note 1: All other values of MSTRPR<15:0> are Reserved.



4.4.4 SOFTWARE STACK

The W15 register serves as a dedicated software Stack Pointer (SP) and is automatically modified by exception processing, subroutine calls and returns; however, W15 can be referenced by any instruction in the same manner as all other W registers. This simplifies reading, writing and manipulating of the Stack Pointer (for example, creating stack frames).


Note: 7	To protect	against	misaligned	stack
	accesses, W nardware.	/15<0> is	fixed to '0'	by the

W15 is initialized to 0x1000 during all Resets. This address ensures that the SP points to valid RAM in all dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X, and PIC24EPXXXGP/MC20X devices and permits stack availability for non-maskable trap exceptions. These can occur before the SP is initialized by the user software. You can reprogram the SP during initialization to any location within data space.

The Stack Pointer always points to the first available free word and fills the software stack working from lower toward higher addresses. Figure 4-19 illustrates how it pre-decrements for a stack pop (read) and post-increments for a stack push (writes).

When the PC is pushed onto the stack, PC<15:0> is pushed onto the first available stack word, then PC<22:16> is pushed into the second available stack location. For a PC push during any CALL instruction, the MSB of the PC is zero-extended before the push, as shown in Figure 4-19. During exception processing, the MSB of the PC is concatenated with the lower 8 bits of the CPU STATUS register, SR. This allows the contents of SRL to be preserved automatically during interrupt processing.

- **Note 1:** To maintain system stack pointer (W15) coherency, W15 is never subject to (EDS) paging, and is therefore restricted to an address range of 0x0000 to 0xFFFF. The same applies to the W14 when used as a Stack Frame Pointer (SFA = 1).
 - 2: As the stack can be placed in, and can access, X and Y spaces, care must be taken regarding its use, particularly with regard to local automatic variables in a C development environment



4.5 Instruction Addressing Modes

The addressing modes shown in Table 4-63 form the basis of the addressing modes optimized to support the specific features of individual instructions. The addressing modes provided in the MAC class of instructions differ from those in the other instruction types.

4.5.1 FILE REGISTER INSTRUCTIONS

Most file register instructions use a 13-bit address field (f) to directly address data present in the first 8192 bytes of data memory (near data space). Most file register instructions employ a working register, W0, which is denoted as WREG in these instructions. The destination is typically either the same file register or WREG (with the exception of the MUL instruction), which writes the result to a register or register pair. The MOV instruction allows additional flexibility and can access the entire data space.

4.5.2 MCU INSTRUCTIONS

The three-operand MCU instructions are of the form:

Operand 3 = Operand 1 < function > Operand 2

where Operand 1 is always a working register (that is, the addressing mode can only be Register Direct), which is referred to as Wb. Operand 2 can be a W register, fetched from data memory, or a 5-bit literal. The result location can be either a W register or a data memory location. The following addressing modes are supported by MCU instructions:

- Register Direct
- Register Indirect
- Register Indirect Post-Modified
- Register Indirect Pre-Modified
- 5-bit or 10-bit Literal

Note: Not all instructions support all the addressing modes given above. Individual instructions can support different subsets of these addressing modes.

Addressing Mode	Description
File Register Direct	The address of the file register is specified explicitly.
Register Direct	The contents of a register are accessed directly.
Register Indirect	The contents of Wn forms the Effective Address (EA).
Register Indirect Post-Modified	The contents of Wn forms the EA. Wn is post-modified (incremented or decremented) by a constant value.
Register Indirect Pre-Modified	Wn is pre-modified (incremented or decremented) by a signed constant value to form the EA.
Register Indirect with Register Offset (Register Indexed)	The sum of Wn and Wb forms the EA.
Register Indirect with Literal Offset	The sum of Wn and a literal forms the EA.

TABLE 4-63:	FUNDAMENTAL ADDRESSING MODES SUPPORTED
-------------	--

4.5.3 MOVE AND ACCUMULATOR INSTRUCTIONS

Move instructions, which apply to dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X, and PIC24EPXXXGP/MC20X devices, and the DSP accumulator class of instructions, which apply to the dsPIC33EPXXXMC20X/50X and dsPIC33EPXXXGP50X devices, provide a greater degree of addressing flexibility than other instructions. In addition to the addressing modes supported by most MCU instructions, move and accumulator instructions also support Register Indirect with Register Offset Addressing mode, also referred to as Register Indexed mode.

Note: For the MOV instructions, the addressing mode specified in the instruction can differ for the source and destination EA. However, the 4-bit Wb (Register Offset) field is shared by both source and destination (but typically only used by one).

In summary, the following addressing modes are supported by move and accumulator instructions:

- Register Direct
- · Register Indirect
- Register Indirect Post-modified
- · Register Indirect Pre-modified
- Register Indirect with Register Offset (Indexed)
- · Register Indirect with Literal Offset
- 8-bit Literal
- 16-bit Literal

Note: Not all instructions support all the addressing modes given above. Individual instructions may support different subsets of these addressing modes.

4.5.4 MAC INSTRUCTIONS (dsPIC33EPXXXMC20X/50X and dsPIC33EPXXXGP50X DEVICES ONLY)

The dual source operand DSP instructions (CLR, ED, EDAC, MAC, MPY, MPY.N, MOVSAC and MSC), also referred to as MAC instructions, use a simplified set of addressing modes to allow the user application to effectively manipulate the data pointers through register indirect tables.

The two-source operand prefetch registers must be members of the set {W8, W9, W10, W11}. For data reads, W8 and W9 are always directed to the X RAGU, and W10 and W11 are always directed to the Y AGU. The effective addresses generated (before and after modification) must, therefore, be valid addresses within X data space for W8 and W9 and Y data space for W10 and W11.

Note: Register Indirect with Register Offset Addressing mode is available only for W9 (in X space) and W11 (in Y space).

In summary, the following addressing modes are supported by the ${\tt MAC}$ class of instructions:

- · Register Indirect
- Register Indirect Post-Modified by 2
- Register Indirect Post-Modified by 4
- · Register Indirect Post-Modified by 6
- Register Indirect with Register Offset (Indexed)

4.5.5 OTHER INSTRUCTIONS

Besides the addressing modes outlined previously, some instructions use literal constants of various sizes. For example, BRA (branch) instructions use 16-bit signed literals to specify the branch destination directly, whereas the DISI instruction uses a 14-bit unsigned literal field. In some instructions, such as ULNK, the source of an operand or result is implied by the opcode itself. Certain operations, such as NOP, do not have any operands.

4.6 Modulo Addressing (dsPIC33EPXXXMC20X/50X and dsPIC33EPXXXGP50X Devices Only)

Modulo Addressing mode is a method of providing an automated means to support circular data buffers using hardware. The objective is to remove the need for software to perform data address boundary checks when executing tightly looped code, as is typical in many DSP algorithms.

Modulo Addressing can operate in either data or program space (since the data pointer mechanism is essentially the same for both). One circular buffer can be supported in each of the X (which also provides the pointers into program space) and Y data spaces. Modulo Addressing can operate on any W register pointer. However, it is not advisable to use W14 or W15 for Modulo Addressing since these two registers are used as the Stack Frame Pointer and Stack Pointer, respectively.

In general, any particular circular buffer can be configured to operate in only one direction as there are certain restrictions on the buffer start address (for incrementing buffers), or end address (for decrementing buffers), based upon the direction of the buffer.

The only exception to the usage restrictions is for buffers that have a power-of-two length. As these buffers satisfy the start and end address criteria, they can operate in a bidirectional mode (that is, address boundary checks are performed on both the lower and upper address boundaries).

4.6.1 START AND END ADDRESS

The Modulo Addressing scheme requires that a starting and ending address be specified and loaded into the 16-bit Modulo Buffer Address registers: XMODSRT, XMODEND, YMODSRT and YMODEND (see Table 4-1).

Note: Y space Modulo Addressing EA calculations assume word-sized data (LSb of every EA is always clear).

The length of a circular buffer is not directly specified. It is determined by the difference between the corresponding start and end addresses. The maximum possible length of the circular buffer is 32K words (64 Kbytes).

4.6.2 W ADDRESS REGISTER SELECTION

The Modulo and Bit-Reversed Addressing Control register, MODCON<15:0>, contains enable flags as well as a W register field to specify the W Address registers. The XWM and YWM fields select the registers that operate with Modulo Addressing:

- If XWM = 1111, X RAGU and X WAGU Modulo Addressing is disabled
- If YWM = 1111, Y AGU Modulo Addressing is disabled

The X Address Space Pointer W register (XWM), to which Modulo Addressing is to be applied, is stored in MODCON<3:0> (see Table 4-1). Modulo Addressing is enabled for X data space when XWM is set to any value other than '1111' and the XMODEN bit is set at MODCON<15>.

The Y Address Space Pointer W register (YWM) to which Modulo Addressing is to be applied is stored in MODCON<7:4>. Modulo Addressing is enabled for Y data space when YWM is set to any value other than '1111' and the YMODEN bit is set at MODCON<14>.




FIGURE 4-20: MODULO ADDRESSING OPERATION EXAMPLE

1	MOV MOV MOV MOV MOV	#0x1163, W0 W0, MODEND #0x8001, W0 W0, MODCON	<pre>;set modulo start address ;set modulo end address ;enable W1, X AGU for modulo ;w0 helds buffer fill relug</pre>
)	MOV MOV	#0x1110, W1	;WO holds buffer fill value ;point W1 to buffer
	DO MOV AGAIN:	W0, [W1++]	;fill the 50 buffer locations ;fill the next location ;increment the fill value

4.6.3 MODULO ADDRESSING APPLICABILITY

Modulo Addressing can be applied to the Effective Address (EA) calculation associated with any W register. Address boundaries check for addresses equal to:

- The upper boundary addresses for incrementing buffers
- The lower boundary addresses for decrementing buffers

It is important to realize that the address boundaries check for addresses less than or greater than the upper (for incrementing buffers) and lower (for decrementing buffers) boundary addresses (not just equal to). Address changes can, therefore, jump beyond boundaries and still be adjusted correctly.

Note: The modulo corrected effective address is written back to the register only when Pre-Modify or Post-Modify Addressing mode is used to compute the effective address. When an address offset (such as [W7 + W2]) is used, Modulo Address correction is performed but the contents of the register remain unchanged.

4.7 Bit-Reversed Addressing (dsPIC33EPXXXMC20X/50X and dsPIC33EPXXXGP50X Devices Only)

Bit-Reversed Addressing mode is intended to simplify data reordering for radix-2 FFT algorithms. It is supported by the X AGU for data writes only.

The modifier, which can be a constant value or register contents, is regarded as having its bit order reversed. The address source and destination are kept in normal order. Thus, the only operand requiring reversal is the modifier.

4.7.1 BIT-REVERSED ADDRESSING IMPLEMENTATION

Bit-Reversed Addressing mode is enabled in any of these situations:

- BWM bits (W register selection) in the MODCON register are any value other than '1111' (the stack cannot be accessed using Bit-Reversed Addressing)
- · The BREN bit is set in the XBREV register
- The addressing mode used is Register Indirect with Pre-Increment or Post-Increment

If the length of a bit-reversed buffer is $M = 2^N$ bytes, the last 'N' bits of the data buffer start address must be zeros.

XB<14:0> is the Bit-Reversed Address modifier, or 'pivot point,' which is typically a constant. In the case of an FFT computation, its value is equal to half of the FFT data buffer size.

Note:	All bit-reversed EA calculations assume word-sized data (LSb of every EA is always clear). The XB value is scaled accordingly to generate compatible (byte)
	addresses.

When enabled, Bit-Reversed Addressing is executed only for Register Indirect with Pre-Increment or Post-Increment Addressing and word-sized data writes. It does not function for any other addressing mode or for byte-sized data, and normal addresses are generated instead. When Bit-Reversed Addressing is active, the W Address Pointer is always added to the address modifier (XB), and the offset associated with the Register Indirect Addressing mode is ignored. In addition, as word-sized data is a requirement, the LSb of the EA is ignored (and always clear).

Note:	Modulo	odulo addressing and			ersed				
	addressing can be enabled simultaneously								
	using the same W register, but bit-reversed								
	addressir	ng operation	will	always	take				
	preceder	nce for data w	rites w	hen ena	bled.				

If Bit-Reversed Addressing has already been enabled by setting the BREN (XBREV<15>) bit, a write to the XBREV register should not be immediately followed by an indirect read operation using the W register that has been designated as the bit-reversed pointer.




TABLE 4-64: BIT-REVERSED ADDRESS SEQUENCE (16-ENTRY)

	Normal Address					Bit-Reversed Address				
A3	A2	A1	A0	Decimal	A3	A2	A1	A0	Decimal	
0	0	0	0	0	0	0	0	0	0	
0	0	0	1	1	1	0	0	0	8	
0	0	1	0	2	0	1	0	0	4	
0	0	1	1	3	1	1	0	0	12	
0	1	0	0	4	0	0	1	0	2	
0	1	0	1	5	1	0	1	0	10	
0	1	1	0	6	0	1	1	0	6	
0	1	1	1	7	1	1	1	0	14	
1	0	0	0	8	0	0	0	1	1	
1	0	0	1	9	1	0	0	1	9	
1	0	1	0	10	0	1	0	1	5	
1	0	1	1	11	1	1	0	1	13	
1	1	0	0	12	0	0	1	1	3	
1	1	0	1	13	1	0	1	1	11	
1	1	1	0	14	0	1	1	1	7	
1	1	1	1	15	1	1	1	1	15	

^{© 2011-2012} Microchip Technology Inc.

4.8 Interfacing Program and Data Memory Spaces

The dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/ 50X, and PIC24EPXXXGP/MC20X architecture uses a 24-bit-wide program space and a 16-bit-wide data space. The architecture is also a modified Harvard scheme, meaning that data can also be present in the program space. To use this data successfully, it must be accessed in a way that preserves the alignment of information in both spaces.

Aside from normal execution, the architecture of the dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X, and PIC24EPXXXGP/MC20X devices provides two methods by which program space can be accessed during operation:


- Using table instructions to access individual bytes or words anywhere in the program space
- Remapping a portion of the program space into the data space (Program Space Visibility)

Table instructions allow an application to read or write to small areas of the program memory. This capability makes the method ideal for accessing data tables that need to be updated periodically. It also allows access to all bytes of the program word. The remapping method allows an application to access a large block of data on a read-only basis, which is ideal for look-ups from a large table of static data. The application can only access the least significant word of the program word.

TABLE 4-65: PROGRAM SPACE ADDRESS CONSTRUCTION

	Access	Program Space Address						
Access Type	Space	<23>	<22:16>	<15>	<14:1>	<0>		
Instruction Access	User	0	0 PC<22:1>					
(Code Execution)		0xx xxxx xxxx xxxx xxxx xxxx xxx0						
TBLRD/TBLWT	User	TBLPAG<7:0> Data EA<15:0>						
(Byte/Word Read/Write)		0	xxx xxxx	xxxx xxxx xxxx xxxx				
	Configuration	TBLPAG<7:0> Data EA<1			Data EA<15:0>			
		1	xxx xxxx	xxxx xx	***			

FIGURE 4-22: DATA ACCESS FROM PROGRAM SPACE ADDRESS GENERATION



4.8.1 DATA ACCESS FROM PROGRAM MEMORY USING TABLE INSTRUCTIONS

The TBLRDL and TBLWTL instructions offer a direct method of reading or writing the lower word of any address within the program space without going through data space. The TBLRDH and TBLWTH instructions are the only method to read or write the upper 8 bits of a program space word as data.

The PC is incremented by two for each successive 24-bit program word. This allows program memory addresses to directly map to data space addresses. Program memory can thus be regarded as two 16-bit-wide word address spaces, residing side by side, each with the same address range. TBLRDL and TBLWTL access the space that contains the least significant data word. TBLRDH and TBLWTH access the space that contains the upper data byte.

Two table instructions are provided to move byte or word-sized (16-bit) data to and from program space. Both function as either byte or word operations.

- TBLRDL (Table Read Low):
 - In Word mode, this instruction maps the lower word of the program space location (P<15:0>) to a data address (D<15:0>)

- In Byte mode, either the upper or lower byte of the lower program word is mapped to the lower byte of a data address. The upper byte is selected when Byte Select is '1'; the lower byte is selected when it is '0'.
- TBLRDH (Table Read High):
 - In Word mode, this instruction maps the entire upper word of a program address (P<23:16>) to a data address. The 'phantom' byte (D<15:8>), is always '0'.
 - In Byte mode, this instruction maps the upper or lower byte of the program word to D<7:0> of the data address, in the TBLRDL instruction. The data is always '0' when the upper 'phantom' byte is selected (Byte Select = 1).

In a similar fashion, two table instructions, TBLWTH and TBLWTL, are used to write individual bytes or words to a program space address. The details of their operation are explained in Section 5.0 "Flash Program Memory".

For all table operations, the area of program memory space to be accessed is determined by the Table Page register (TBLPAG). TBLPAG covers the entire program memory space of the device, including user application and configuration spaces. When TBLPAG<7> = 0, the table page is located in the user memory space. When TBLPAG<7> = 1, the page is located in configuration space.




FIGURE 4-23: ACCESSING PROGRAM MEMORY WITH TABLE INSTRUCTIONS

^{© 2011-2012} Microchip Technology Inc.

NOTES:

5.0 FLASH PROGRAM MEMORY

- **Note 1:** This data sheet summarizes the features of the dsPIC33EPXXXGP50X. dsPIC33EPXXXMC20X/50X. and PIC24EPXXXGP/MC20X families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 5. "Flash Programming" (DS70609) of the "dsPIC33E/ PIC24E Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/ 50X, and PIC24EPXXXGP/MC20X devices contain internal Flash program memory for storing and executing application code. The memory is readable, writable and erasable during normal operation over the entire VDD range.

Flash memory can be programmed in two ways:

- In-Circuit Serial Programming[™] (ICSP[™]) programming capability
- Run-Time Self-Programming (RTSP)

ICSP allows for a dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X, and PIC24EPXXXGP/ MC20X device to be serially programmed while in the end application circuit. This is done with two lines for programming clock and programming data (one of the alternate programming pin pairs: PGECx/PGEDx), and three other lines for power (VDD), ground (VSS) and Master Clear (MCLR). This allows customers to manufacture boards with unprogrammed devices and then program the device just before shipping the product. This also allows the most recent firmware or a custom firmware to be programmed.

RTSP is accomplished using TBLRD (table read) and TBLWT (table write) instructions. With RTSP, the user application can write program memory data a single program memory word, and erase program memory in blocks or 'pages' of 1024 instructions (3072 bytes) at a time.

5.1 Table Instructions and Flash Programming

Regardless of the method used, all programming of Flash memory is done with the table read and table write instructions. These allow direct read and write access to the program memory space from the data memory while the device is in normal operating mode. The 24-bit target address in the program memory is formed using bits <7:0> of the TBLPAG register and the Effective Address (EA) from a W register specified in the table instruction, as shown in Figure 5-1.

The TBLRDL and the TBLWTL instructions are used to read or write to bits <15:0> of program memory. TBLRDL and TBLWTL can access program memory in both Word and Byte modes.

The TBLRDH and TBLWTH instructions are used to read or write to bits <23:16> of program memory. TBLRDH and TBLWTH can also access program memory in Word or Byte mode.




FIGURE 5-1: ADDRESSING FOR TABLE REGISTERS

© 2011-2012 Microchip Technology Inc.

5.2 RTSP Operation

RTSP allows the user application to erase a single page of memory, and to program two instruction words at a time. See the General Purpose and Motor Control Family tables (Table 1 and Table, respectively) for the page sizes of each device.

For more information on erasing and programming Flash memory, refer to **Section 5.** "Flash Programming" (DS70609) in the "dsPIC33E/PIC24E Family Reference Manual".

5.3 **Programming Operations**

A complete programming sequence is necessary for programming or erasing the internal Flash in RTSP mode. The processor stalls (waits) until the programming operation is finished.

For erase and program times, refer to parameters DI37a and DI37b (Page Erase Time), and DI38a and DI38b (Word Write Cycle Time), in Table 30-13: "DC Characteristics: Program Memory".

Setting the WR bit (NVMCON<15>) starts the operation, and the WR bit is automatically cleared when the operation is finished.

5.3.1 PROGRAMMING ALGORITHM FOR FLASH PROGRAM MEMORY

Programmers can program two adjacent words (24 bits x 2) of program Flash memory at a time on every other word address boundary (0x000002, 0x000006, 0x00000A, etc.). To do this, it is necessary to erase page that contains the desired address of the location the user wants to change.

For protection against accidental operations, the write initiate sequence for NVMKEY must be used to allow any erase or program operation to proceed. After the programming command has been executed, the user application must wait for the programming time until programming is complete. The two instructions following the start of the programming sequence should be NOPS.

Refer to **Section 5. "Flash Programming"** (DS70609) in the "*dsPIC33E/PIC24E Family Reference Manual*" for details and codes examples on programming using RTSP.

5.4 Flash Memory Resources

Many useful resources are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note:	In the event you are not able to access the product page using the link above, enter this URL in your browser:
	http://www.microchip.com/wwwproducts/ Devices.aspx?dDocName=en555464

5.4.1 KEY RESOURCES

- Section 5. "Flash Programming" (DS70609)
- Code Samples
- Application Notes
- Software Libraries
- Webinars
- All related dsPIC33E/PIC24E Family Reference Manuals Sections
- Development Tools

5.5 Control Registers

Four SFRs are used to read and write the program Flash memory: NVMCON, NVMKEY, NVMADRU, and NVMADR.

The NVMCON register (Register 5-1) controls which blocks are to be erased, which memory type is to be programmed and the start of the programming cycle.

NVMKEY (Register 5-4) is a write-only register that is used for write protection. To start a programming or erase sequence, the user application must consecutively write 0x55 and 0xAA to the NVMKEY register.

There are two NVM address registers: NVMADRU and NVMADR. These two registers, when concatenated, form the 24-bit effective address (EA) of the selected word for programming operations, or the selected page for erase operations.

The NVMADRU register is used to hold the upper 8 bits of the EA, while the NVMADR register is used to hold the lower 16 bits of the EA.

R/SO-0 ⁽¹⁾	R/W-0 ⁽¹⁾	R/W-0 ⁽¹⁾	R/W-0	11.0		11.0	11.0
		1		U-0	U-0	U-0	U-0
WR	WREN	WRERR	NVMSIDL ⁽²⁾	_	_	_	
bit 15							bit
U-0	U-0	U-0	U-0	R/W-0 ⁽¹⁾	R/W-0 ⁽¹⁾	R/W-0 ⁽¹⁾	R/W-0 ⁽¹⁾
		_			NVMOP	<3:0> ^(3,4)	
bit 7							bit
Legend:		SO = Setta	ble only bit				
R = Readat	ole bit	W = Writat	-	U = Unimplei	mented bit, read	l as '0'	
-n = Value a	at POR	'1' = Bit is :	set	'0' = Bit is cle		x = Bit is unkr	nown
bit 15	WR: Write Con						
			ry program or nce operation is		on. The operation	on is self-timed	and the bit i
	0 = Program o				e		
bit 14	WREN: Write E	Enable bit					
	1 = Enable Fla						
L:1 40	0 = Inhibit Flas		-	S			
bit 13	WRERR: Write		0	nce attempt or	termination has	s occurred (bit i	s set
	automatica	ally on any se	attempt of th	e WR bit)			
	0 = The progra		•	pleted normally	ý		
bit 12	NVMSIDL: NV						
	1 = Flash volta 0 = Flash volta				iring lale mode		
bit 11-4	Unimplemente	ed: Read as	0'				
bit 3-0	NVMOP<3:0>:	NVM Opera	tion Select bits	(3,4)			
	1111 = Reserv						
	1110 = Reserv 1101 = Reserv						
	1100 = Reserv						
	1011 = Reserv						
	1010 = Reserv		operation				
	0011 = Memor 0010 = Reserv		operation				
	0001 = Memor		d program ope	eration ⁽⁵⁾			
	0000 = Reserv	red					
Note 1:	These bits can only	be reset on I	POR.				
	f this bit is set, there TVREG) before Fla				nd upon exiting	Idle mode there	e is a delay
	All other combinatio						
	Execution of the PW			-	ne NVM operatio	ons are in proor	ess.
	Two adjacent words		-	-	-		

5: Two adjacent words on a 4-word boundary are programmed during execution of this operation.

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	—	—		—	_		—
bit 15						·	bit 8
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
			NVMAD)RU<7:0>			
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit			bit	U = Unimplemented bit, read as '0'			
-n = Value at POR '1' = Bit is se				'0' = Bit is cle	eared	x = Bit is unkı	nown

bit 15-8 Unimplemented: Read as '0'

bit 7-0 **NVMADRU<7:0>:** Non-volatile Memory Upper Write Address bits Selects the upper 8 bits of the location to program or erase in program Flash memory. This register may be read or written by the user application.

REGISTER 5-3: NVMADR: NONVOLATILE MEMORY LOWER ADDRESS REGISTER

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
			NVMA	DR<15:8>			
bit 15							bit 8
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
			NVMA	DR<7:0>			
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit		it	U = Unimplen	nented bit, rea	d as '0'		
-n = Value at POR '1'		'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown

bit 15-0 **NVMADR<15:0>:** Non-volatile Memory Lower Write Address bits Selects the lower 16 bits of the location to program or erase in program Flash memory. This register may be read or written by the user application.

REGISTER 5-4: NVMKEY: NONVOLATILE MEMORY KEY REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	_	—		_	—	_	—
bit 15							bit 8
W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0
			NVMK	EY<7:0>			
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit		bit	U = Unimpler	mented bit, read	as '0'		
-n = Value at POR '1' = Bit is set			'0' = Bit is cle	ared	x = Bit is unkr	nown	

bit 15-8 Unimplemented: Read as '0'

bit 7-0 NVMKEY<7:0>: Key Register (write-only) bits

6.0 RESETS

- Note 1: This data sheet summarizes the features the dsPIC33EPXXXGP50X, of dsPIC33EPXXXMC20X/50X, and PIC24EPXXXGP/MC20X families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 8. "Reset" (DS70602) of the "dsPIC33E/PIC24E Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The Reset module combines all reset sources and controls the device Master Reset Signal, SYSRST. The following is a list of device Reset sources:

- · POR: Power-on Reset
- · BOR: Brown-out Reset
- MCLR: Master Clear Pin Reset
- SWR: RESET Instruction
- WDTO: Watchdog Timer Reset
- CM: Configuration Mismatch Reset
- TRAPR: Trap Conflict Reset
- · IOPUWR: Illegal Condition Device Reset
 - Illegal Opcode Reset
 - Uninitialized W Register Reset
 - Security Reset



RESET SYSTEM BLOCK DIAGRAM

A simplified block diagram of the Reset module is shown in Figure 6-1.

Any active source of Reset will make the SYSRST signal active. On system Reset, some of the registers associated with the CPU and peripherals are forced to a known Reset state and some are unaffected.


Note: Refer to the specific peripheral section or Section 4.0 "Memory Organization" of this manual for register Reset states.

All types of device Reset sets a corresponding status bit in the RCON register to indicate the type of Reset (see Register 6-1).

A POR clears all the bits, except for the POR and BOR bits (RCON<1:0>), that are set. The user application can set or clear any bit at any time during code execution. The RCON bits only serve as status bits. Setting a particular Reset status bit in software does not cause a device Reset to occur.

The RCON register also has other bits associated with the Watchdog Timer and device power-saving states. The function of these bits is discussed in other sections of this manual.

Note: The status bits in the RCON register should be cleared after they are read so that the next RCON register value after a device Reset is meaningful.



© 2011-2012 Microchip Technology Inc.

6.1 Reset Resources

Many useful resources are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note:	In the event you are not able to access the product page using the link above, enter this URL in your browser: http://www.microchip.com/wwwproducts/
	Devices.aspx?dDocName=en555464

6.1.1 KEY RESOURCES

- Section 8. "Reset" (DS70602)
- Code Samples
- Application Notes
- Software Libraries
- Webinars
- All related dsPIC33E/PIC24E Family Reference Manuals Sections
- Development Tools

R/W-0	R/W-0	U-0	U-0	R/W-0	U-0	R/W-0	R/W-0
TRAPE	R IOPUWR	_	_	VREGSF	_	СМ	VREGS
bit 15	·						bit
D A A A	DAM 0	D 444 Q		D 444 0	D 444.0	D 4 4	D 4 4
R/W-0		R/W-0	R/W-0	R/W-0	R/W-0	R/W-1	R/W-1
EXTR bit 7	SWR	SWDTEN ⁽²⁾	WDTO	SLEEP	IDLE	BOR	POR bit
Legend:							
R = Reada	ıble bit	W = Writable	oit	U = Unimpler	mented bit, read	d as '0'	
-n = Value	at POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unki	nown
bit 15	TRAPR: Trar	Reset Flag bit					
	•	onflict Reset ha					
		onflict Reset ha		d			
bit 14	IOPUWR: Ille	gal Opcode or	Uninitialized	W Access Rese	et Flag bit		
		al opcode dete		gal address m	ode or uninitia	lized W registe	er used as a
		Pointer caused l opcode or unit		Popot has not a	oourrod		
bit 13-12	C C			Reset has not of	ccurred		
	-	ited: Read as '(by During Class	n hit		
bit 11		ash Voltage Reg Itage regulator		• •	pbit		
		Itage regulator			ring Sleep		
bit 10		ited: Read as '	•	,	0 1		
bit 9	CM: Configur	ation Mismatch	Flag bit				
	1 = A configu	ration mismatcl	n Reset has o				
bit 8	VREGS: Volt	age Regulator S	Standby Durir	ng Sleep bit			
	0	egulator is active egulator goes i	0		oon		
bit 7	-	nal Reset (MCL	-	node during on	ccp		
		Clear (pin) Res	,	red			
		Clear (pin) Res					
bit 6	SWR: Softwa	ire Reset (Instru	iction) Flag b	it			
		instruction has					
		instruction has					
bit 5		oftware Enable/	Disable of W	DI bit ⁽²⁾			
	1 = WDT is e 0 = WDT is d						
bit 4		hdog Timer Tim	e-out Flag bi	it.			
		e-out has occur	-	it.			
		e-out has not or					
Note 1:	All of the Reset sta cause a device Re		set or cleare	d in software. S	Setting one of th	ese bits in soft	ware does no
2:	If the FWDTEN Co		s '1' (unproa	rammed), the V	VDT is always (enabled, regard	lless of the
	SWDTEN bit settir	-	ι. i · Ο	,,	y =	, U	

REGISTER 6-1: RCON: RESET CONTROL REGISTER⁽¹⁾

REGISTER 6-1: RCON: RESET CONTROL REGISTER⁽¹⁾ (CONTINUED)

bit 3	SLEEP: Wake-up from Sleep Flag bit 1 = Device has been in Sleep mode 0 = Device has not been in Sleep mode
bit 2	IDLE: Wake-up from Idle Flag bit
	 1 = Device was in Idle mode 0 = Device was not in Idle mode
bit 1	BOR: Brown-out Reset Flag bit 1 = A Brown-out Reset has occurred 0 = A Brown-out Reset has not occurred
bit 0	POR: Power-on Reset Flag bit 1 = A Power-on Reset has occurred 0 = A Power-on Reset has not occurred

- **Note 1:** All of the Reset status bits can be set or cleared in software. Setting one of these bits in software does not cause a device Reset.
 - 2: If the FWDTEN Configuration bit is '1' (unprogrammed), the WDT is always enabled, regardless of the SWDTEN bit setting.

7.0 INTERRUPT CONTROLLER

- **Note 1:** This data sheet summarizes the features of the dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X. and PIC24EPXXXGP/MC20X families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 6. "Interrupts" (DS70600) of the "dsPIC33E/PIC24E Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/ 50X, and PIC24EPXXXGP/MC20X interrupt controller reduces the numerous peripheral interrupt request signals to a single interrupt request signal to the dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X, and PIC24EPXXXGP/MC20X CPU.

The interrupt controller has the following features:

- Up to eight processor exceptions and software traps
- Eight user-selectable priority levels
- Interrupt Vector Table (IVT) with a unique vector for each interrupt or exception source
- · Fixed priority within a specified user priority level
- Fixed interrupt entry and return latencies

7.1 Interrupt Vector Table

The dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/ 50X, and PIC24EPXXXGP/MC20X Interrupt Vector Table (IVT), shown in Figure 7-1, resides in program memory, starting at location 000004h. The IVT contains seven non-maskable trap vectors and up to 114 sources of interrupt. In general, each interrupt source has its own vector. Each interrupt vector contains a 24bit-wide address. The value programmed into each interrupt vector location is the starting address of the associated Interrupt Service Routine (ISR).

Interrupt vectors are prioritized in terms of their natural priority. This priority is linked to their position in the vector table. Lower addresses generally have a higher natural priority. For example, the interrupt associated with vector 0 takes priority over interrupts at any other vector address.


7.2 Reset Sequence

A device Reset is not a true exception because the interrupt controller is not involved in the Reset process. The dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/ 50X, and PIC24EPXXXGP/MC20X devices clear their registers in response to a Reset, which forces the PC to zero. The device then begins program execution at location 0x000000. A GOTO instruction at the Reset address can redirect program execution to the appropriate start-up routine.

Note: Any unimplemented or unused vector locations in the IVT should be programmed with the address of a default interrupt handler routine that contains a RESET instruction.

^{© 2011-2012} Microchip Technology Inc.

FIGURE 7-1: dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X, AND PIC24EPXXXGP/MC20X INTERRUPT VECTOR TABLE



Interrupt Source	Vector	IRQ		Interrupt Bit Location			
Interrupt Source	#	#	IVT Address	Flag	Enable	Priority	
	Highe	est Natura	al Order Priority				
INT0 – External Interrupt 0	8	0	0x000014	IFS0<0>	IEC0<0>	IPC0<2:0>	
IC1 – Input Capture 1	9	1	0x000016	IFS0<1>	IEC0<1>	IPC0<6:4>	
OC1 – Output Compare 1	10	2	0x000018	IFS0<2>	IEC0<2>	IPC0<10:8>	
T1 – Timer1	11	3	0x00001A	IFS0<3>	IEC0<3>	IPC0<14:12>	
DMA0 – DMA Channel 0	12	4	0x00001C	IFS0<4>	IEC0<4>	IPC1<2:0>	
IC2 – Input Capture 2	13	5	0x00001E	IFS0<5>	IEC0<5>	IPC1<6:4>	
OC2 – Output Compare 2	14	6	0x000020	IFS0<6>	IEC0<6>	IPC1<10:8>	
T2 – Timer2	15	7	0x000022	IFS0<7>	IEC0<7>	IPC1<14:12>	
T3 – Timer3	16	8	0x000024	IFS0<8>	IEC0<8>	IPC2<2:0>	
SPI1E – SPI1 Error	17	9	0x000026	IFS0<9>	IEC0<9>	IPC2<6:4>	
SPI1 – SPI1 Transfer Done	18	10	0x000028	IFS0<10>	IEC0<10>	IPC2<10:8>	
U1RX – UART1 Receiver	19	11	0x00002A	IFS0<11>	IEC0<11>	IPC2<14:12>	
U1TX – UART1 Transmitter	20	12	0x00002C	IFS0<12>	IEC0<12>	IPC3<2:0>	
AD1 – ADC1 Convert Done	21	13	0x00002E	IFS0<13>	IEC0<13>	IPC3<6:4>	
DMA1 – DMA Channel 1	22	14	0x000030	IFS0<14>	IEC0<14>	IPC3<10:8>	
Reserved	23	15	0x000032	_	_	_	
SI2C1 – I2C1 Slave Event	24	16	0x000034	IFS1<0>	IEC1<0>	IPC4<2:0>	
MI2C1 – I2C1 Master Event	25	17	0x000036	IFS1<1>	IEC1<1>	IPC4<6:4>	
CM – Comparator Combined Event	26	18	0x000038	IFS1<2>	IEC1<2>	IPC4<10:8>	
CN – Input Change Interrupt	27	19	0x00003A	IFS1<3>	IEC1<3>	IPC4<14:12>	
INT1 – External Interrupt 1	28	20	0x00003C	IFS1<4>	IEC1<4>	IPC5<2:0>	
Reserved	29-31	21-23	0x00003E-0x000042	_	_		
DMA2 – DMA Channel 2	32	24	0x000044	IFS1<8>	IEC1<8>	IPC6<2:0>	
OC3 – Output Compare 3	33	25	0x000046	IFS1<9>	IEC1<9>	IPC6<6:4>	
OC4 – Output Compare 4	34	26	0x000048	IFS1<10>	IEC1<10>	IPC6<10:8>	
T4 – Timer4	35	27	0x00004A		IEC1<11>	IPC6<14:12>	
T5 – Timer5	36	28	0x00004C		IEC1<12>	IPC7<2:0>	
INT2 – External Interrupt 2	37	29	0x00004E	IFS1<13>	IEC1<13>	IPC7<6:4>	
U2RX – UART2 Receiver	38	30	0x000050	IFS1<14>	IEC1<14>	IPC7<10:8>	
U2TX – UART2 Transmitter	39	31	0x000052		IEC1<15>	IPC7<14:12>	
SPI2E – SPI2 Error	40	32	0x000054	IFS2<0>	IEC2<0>	IPC8<2:0>	
SPI2 – SPI2 Transfer Done	41	33	0x000056	IFS2<1>	IEC2<1>	IPC8<6:4>	
C1RX – CAN1 RX Data Ready ⁽¹⁾	42	34	0x000058	IFS2<2>	IEC2<2>	IPC8<10:8>	
C1 – CAN1 Event ⁽¹⁾	43	35	0x00005A	IFS2<3>	IEC2<3>	IPC8<14:12>	
DMA3 – DMA Channel 3	44	36	0x00005C	IFS2<4>	IEC2<4>	IPC9<2:0>	
IC3 – Input Capture 3	45	37	0x00005E	IFS2<5>	IEC2<5>	IPC9<6:4>	
IC4 – Input Capture 4	46	38	0x000060	IFS2<6>	IEC2<6>	IPC9<10:8>	
Reserved	47-56	39-48	0x000062-0x000074				
SI2C2 – I2C2 Slave Event	57	49	0x000076	IFS3<1>	IEC3<1>	IPC12<6:4>	
MI2C2 – I2C2 Master Event	58	50	0x000078	IFS3<2>	IEC3<2>	IPC12<10:8>	
Reserved	59-64	51-56	0x00007A-0x000084			_	
PSEM – PWM Special Event Match ⁽²⁾	65	57	0x000086	IFS3<9>	IEC3<9>	IPC14<6:4>	
QEI1 - QEI1 Position Counter Compare ⁽²⁾	66	58	0x000088	IFS3<10>	IEC3<10>	IPC14<10:8>	

TABLE 7-1: INTERRUPT VECTOR DETAILS

Note 1: This interrupt source is available on dsPIC33EPXXXGP50X and dsPIC33EPXXXMC50X devices only.

2: This interrupt source is available on dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X devices only.

	Vector	IRQ		Interrupt Bit Location		
Interrupt Source	#	# # IVT Address		Flag	Enable	Priority
Reserved	67-72	59-64	0x00008A-0x000094		—	—
U1E – UART1 Error Interrupt	73	65	0x000096	IFS4<1>	IEC4<1>	IPC16<6:4>
U2E – UART2 Error Interrupt	74	66	0x000098	IFS4<2>	IEC4<2>	IPC16<10:8>
CRC – CRC Generator Interrupt	75	67	0x00009A	IFS4<3>	IEC4<3>	IPC16<14:12>
Reserved	76-77	68-69	0x00009C-0x00009E	_		—
C1TX – CAN1 TX Data Request ⁽¹⁾	78	70	0x000A0	IFS4<6>	IEC4<6>	IPC17<10:8>
Reserved	79-84	71-76	0x0000A2 -0x0000AC	—	—	—
CTMU – CTMU Interrupt	85	77	0x0000AE	IFS4<13>	IEC4<13>	IPC19<6:4>
Reserved	86-101	78-93	0x0000B0-0x0000CE	_		—
PWM1 – PWM Generator 1 ⁽²⁾	102	94	0x0000D0	IFS5<14>	IEC5<14>	IPC23<10:8>
PWM2 – PWM Generator 2 ⁽²⁾	103	95	0x0000D2	IFS5<15>	IEC5<15>	IPC23<14:12>
PWM3 – PWM Generator 3 ⁽²⁾	104	96	0x0000D4	IFS6<0>	IEC6<0>	IPC24<2:0>
Reserved	105-149	97-141	0x0001D6 -0x00012E	_		—
ICD – ICD Application	150	142	0x000142	IFS8<14>	IEC8<14>	IPC35<10:8>
JTAG – JTAG Programming	151	143	0x000130	IFS8<15>	IEC8<15>	IPC35<14:12>
Reserved	152	144	0x000134	—	—	—
PTGSTEP – PTG Step	153	145	0x000136	IFS9<1>	IEC9<1>	IPC36<6:4>
PTGWDT – PTG Watchdog Time-out	154	146	0x000138	IFS9<2>	IEC9<2>	IPC36<10:8>
PTG0 – PTG Interrupt 0	155	147	0x00013A	IFS9<3>	IEC9<3>	IPC36<14:12>
PTG1 – PTG Interrupt 1	156	148	0x00013C	IFS9<4>	IEC9<4>	IPC37<2:0>
PTG2 – PTG Interrupt 2	157	149	0x00013E	IFS9<5>	IEC9<5>	IPC37<6:4>
PTG3 – PTG Interrupt 3	158	150	0x000140	IFS9<6>	IEC9<6>	IPC37<10:8>
Reserved	159-245	151-245	0x000142- 0x0001FE	_	—	—
	Lowe	est Natura	I Order Priority			

TABLE 7-1: INTERRUPT VECTOR DETAILS (CONTINUED)

Note 1: This interrupt source is available on dsPIC33EPXXXGP50X and dsPIC33EPXXXMC50X devices only.

2: This interrupt source is available on dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X devices only.

7.3 Interrupt Resources

Many useful resources are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note:	In the event you are not able to access the product page using the link above, enter this URL in your browser:
	http://www.microchip.com/wwwproducts/ Devices.aspx?dDocName=en555464

7.3.1 KEY RESOURCES

- Section 6. "Interrupts" (DS70600)
- Code Samples
- Application Notes
- Software Libraries
- Webinars
- All related dsPIC33E/PIC24E Family Reference Manuals Sections
- Development Tools

7.4 Interrupt Control and Status Registers

dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X, and PIC24EPXXXGP/MC20X devices implement the following registers for the interrupt controller:

- INTCON1
- INTCON2
- INTCON3
- INTCON4
- INTTREG

7.4.1 INTCON1 THROUGH INTCON4

Global interrupt control functions are controlled from INTCON1, INTCON2, INTCON3 and INTCON4.

INTCON1 contains the Interrupt Nesting Disable bit (NSTDIS) as well as the control and status flags for the processor trap sources.

The INTCON2 register controls external interrupt request signal behavior and also contains the General Interrupt Enable bit (GIE).

INTCON3 contains the status flags for the DMA, and DO stack overflow status trap sources.

The INTCON4 register contains the software generated hard trap status bit (SGHT).

7.4.2 IFSx

The IFS registers maintain all of the interrupt request flags. Each source of interrupt has a status bit, which is set by the respective peripherals or external signal and is cleared via software.

7.4.3 IECx

The IEC registers maintain all of the interrupt enable bits. These control bits are used to individually enable interrupts from the peripherals or external signals.

7.4.4 IPCx

The IPC registers are used to set the interrupt priority level for each source of interrupt. Each user interrupt source can be assigned to one of eight priority levels.

7.4.5 INTTREG

The INTTREG register contains the associated interrupt vector number and the new CPU interrupt priority level, which are latched into vector number (VECNUM<7:0>) and Interrupt level bit (ILR<3:0>) fields in the INTTREG register. The new interrupt priority level is the priority of the pending interrupt.

The interrupt sources are assigned to the IFSx, IECx and IPCx registers in the same sequence as they are listed in Table 7-1. For example, the INT0 (External Interrupt 0) is shown as having vector number 8 and a natural order priority of 0. Thus, the INT0IF bit is found in IFS0<0>, the INT0IE bit in IEC0<0> and the INT0IP bits in the first position of IPC0 (IPC0<2:0>).

7.4.6 STATUS/CONTROL REGISTERS

Although these registers are not specifically part of the interrupt control hardware, two of the CPU Control registers contain bits that control interrupt functionality. For more information on these registers refer to **Section 2.** "CPU" (DS70359) in the "dsPIC33E/ PIC24E Family Reference Manual".

- The CPU STATUS register, SR, contains the IPL<2:0> bits (SR<7:5>). These bits indicate the current CPU interrupt priority level. The user software can change the current CPU priority level by writing to the IPL bits.
- The CORCON register contains the IPL3 bit which, together with IPL<2:0>, also indicates the current CPU priority level. IPL3 is a read-only bit so that trap events cannot be masked by the user software.

All Interrupt registers are described in Register 7-3 through Register 7-7 in the following pages.

R/W-0	R/W-0	R/W-0	R/W-0	R/C-0	R/C-0	R -0	R/W-0
OA	OB	SA	SB	OAB	SAB	DA	DC
bit 15							bit 8
R/W-0 ⁽³⁾	R/W-0 ⁽³⁾	R/W-0 ⁽³⁾	R-0	R/W-0	R/W-0	R/W-0	R/W-0
	IPL<2:0> ⁽²⁾		RA	N	OV	Z	С
bit 7							bit 0
Legend:				U = Unimplemented bit, read as '0'			
R = Readable bit W = Writable		W = Writable I	bit	C = Clearable bit			
-n = Value at POR '1' = Bit is set			'0' = Bit is cleared x = Bit is unknown			nown	

REGISTER 7-1: SR: CPU STATUS REGISTER⁽¹⁾

bit 7-5	IPL<2:0>: CPU Interrupt Priority Level Status bits ^(2,3) 111 = CPU Interrupt Priority Level is 7 (15). User interrupts disabled 110 = CPU Interrupt Priority Level is 6 (14) 101 = CPU Interrupt Priority Level is 5 (13) 100 = CPU Interrupt Priority Level is 4 (12) 011 = CPU Interrupt Priority Level is 3 (11) 010 = CPU Interrupt Priority Level is 2 (10) 001 = CPU Interrupt Priority Level is 1 (9) 000 = CPU Interrupt Priority Level is 0 (8)
	000 = CPU Interrupt Priority Level is 0 (8)

Note 1: For complete register details, see Register 3-1.

2: The IPL<2:0> bits are concatenated with the IPL<3> bit (CORCON<3>) to form the CPU Interrupt Priority Level. The value in parentheses indicates the IPL, if IPL<3> = 1. User interrupts are disabled when IPL<3> = 1.

3: The IPL<2:0> Status bits are read-only when the NSTDIS bit (INTCON1<15>) = 1.

R/W-0	U-0	R/W-0	R/W-0	R/W-0	R-0	R-0	R-0
VAR	—	US<1:0>		EDT		DL<2:0>	
bit 15		•			•		bit 8
R/W-0	R/W-0	R/W-1	R/W-0	R/C-0	R-0	R/W-0	R/W-0
SATA	SATB	SATDW	ACCSAT	IPL3 ⁽²⁾	SFA	RND	IF
bit 7		•			•		bit 0
l egend:							

REGISTER 7-2: CORCON: CORE CONTROL REGISTER⁽¹⁾

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15	VAR: Variable Exception Processing Latency Control bit 1 = Variable exception processing enabled 0 = Fixed exception processing enabled
bit 3	IPL3: CPU Interrupt Priority Level Status bit 3 ⁽²⁾ 1 = CPU interrupt priority level is greater than 7 0 = CPU interrupt priority level is 7 or less

Note 1: For complete register details, see Register 3-2.

2: The IPL3 bit is concatenated with the IPL<2:0> bits (SR<7:5>) to form the CPU Interrupt Priority Level.

^{© 2011-2012} Microchip Technology Inc.

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
NSTDIS	OVAERR ⁽¹⁾	OVBERR ⁽¹⁾	COVAERR ⁽¹⁾	COVBERR ⁽¹⁾	OVATE ⁽¹⁾	OVBTE ⁽¹⁾	COVTE ⁽¹⁾
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0
SFTACERF	R ⁽¹⁾ DIV0ERR	DMACERR	MATHERR	ADDRERR	STKERR	OSCFAIL	
bit 7							bit (
Legend:							
R = Readat		W = Writable	bit	U = Unimpleme			
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is clear	ed	x = Bit is unk	nown
bit 15	1 = Interrupt	errupt Nesting nesting is disa nesting is enal	bled				
bit 14	1 = Trap was	ccumulator A C s caused by ov s not caused by	erflow of Accur	nulator A			
bit 13	1 = Trap was	ccumulator B (s caused by ov s not caused by	erflow of Accur	nulator B			
bit 12	1 = Trap was	s caused by ca	tastrophic over	Overflow Trap Fla flow of Accumula overflow of Accur	ator A		
bit 11	1 = Trap was	s caused by ca	tastrophic over	Overflow Trap Fla flow of Accumula overflow of Accur	ator B		
bit 10		umulator A Overflow of Accum		able bit ⁽¹⁾			
bit 9	OVBTE: Accumulator B Overflow Trap Enable bit ⁽¹⁾ 1 = Trap overflow of Accumulator B 0 = Trap is disabled						
bit 8	COVTE: Catastrophic Overflow Trap Enable bit ⁽¹⁾ 1 = Trap on catastrophic overflow of Accumulator A or B enabled 0 = Trap is disabled						
bit 7	 SFTACERR: Shift Accumulator Error Status bit⁽¹⁾ 1 = Math error trap was caused by an invalid accumulator shift 0 = Math error trap was not caused by an invalid accumulator shift 						
bit 6	DIVOERR: Divide-by-zero Error Status bit 1 = Math error trap was caused by a divide by zero 0 = Math error trap was not caused by a divide by zero						
bit 5	1 = DMAC tr	DMAC Trap Fl ap has occurre ap has not occ	d				
bit 4	MATHERR:	Math Error Sta or trap has occ	tus bit urred				

REGISTER 7-3: INTCON1: INTERRUPT CONTROL REGISTER 1

Note 1: This bit is available on dsPIC33EPXXXMC20X/50X and dsPIC33EPXXXGP50X devices only.

REGISTER 7-3: INTCON1: INTERRUPT CONTROL REGISTER 1 (CONTINUED)

bit 3	ADDRERR: Address Error Trap Status bit 1 = Address error trap has occurred 0 = Address error trap has not occurred
bit 2	STKERR: Stack Error Trap Status bit 1 = Stack error trap has occurred 0 = Stack error trap has not occurred
bit 1	OSCFAIL: Oscillator Failure Trap Status bit 1 = Oscillator failure trap has occurred 0 = Oscillator failure trap has not occurred
bit 0	Unimplemented: Read as '0'

Note 1: This bit is available on dsPIC33EPXXXMC20X/50X and dsPIC33EPXXXGP50X devices only.

^{© 2011-2012} Microchip Technology Inc.

R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0	U-0
GIE	DISI	SWTRAP	_	_	—	_	_
bit 15	·						bit 8
U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
_		—	_	_	INT2EP	INT1EP	INT0EP
bit 7							bit C
Legend:							
R = Readabl		W = Writable b	bit	•	mented bit, read		
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown
bit 15 bit 14 bit 13	GIE: Global Interrupt Enable bit Interrupts and Associated IE bits are enabled Interrupts are disabled, but traps are still enabled DISI: DISI Instruction Status bit DISI instruction is active DISI instruction is not active SWTRAP: Software Trap Status bit Software trap is enabled Software trap is disabled 						
bit 12-3	Unimplemer	nted: Read as 'd)'				
bit 2	INT2EP: External Interrupt 2 Edge Detect Polarity Select bit 1 = Interrupt on negative edge 0 = Interrupt on positive edge						
bit 1	INT1EP: External Interrupt 1 Edge Detect Polarity Select bit 1 = Interrupt on negative edge 0 = Interrupt on positive edge						
bit 0	 INTOEP: External Interrupt 0 Edge Detect Polarity Select bit 1 = Interrupt on negative edge 0 = Interrupt on positive edge 						

REGISTER 7-4: INTCON2: INTERRUPT CONTROL REGISTER 2

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—		—	—			—
bit 15							bit 8
U-0	U-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0
	—	DAE	DOOVR	—	—	—	—
bit 7							bit 0

REGISTER 7-5: INTCON3: INTERRUPT CONTROL REGISTER 3

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-6	Unimplemented: Read as '0'
bit 5	DAE: DMA Address Error Soft Trap Status bit 1 = DMA Address error soft trap has occurred 0 = DMA Address error soft trap has not occurred
bit 4	DOOVR: Do Stack Overflow Soft Trap Status bit 1 = Do stack overflow soft trap has occurred 0 = Do stack overflow soft trap has not occurred
bit 3-0	Unimplemented: Read as '0'

REGISTER 7-6: INTCON4: INTERRUPT CONTROL REGISTER 4

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	_	—	—	—
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0
—	—	_	—	_	—	—	SGHT
bit 7							bit 0
Legend:							
R = Readable b	oit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'	
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unk	nown

bit 15-1	Unimplemented: Read as '0'
----------	----------------------------

SGHT: Software Generated Hard Trap Status bit

1 = Software generated hard trap has occurred

0 = Software generated hard trap has not occurred

bit 0

^{© 2011-2012} Microchip Technology Inc.

U-0	U-0	U-0	U-0	R-0	R-0	R-0	R-0	
_	—	—	_		ILI	R<3:0>		
bit 15							bit	
U-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	
hit 7			VECN	UM<7:0>			hit	
bit 7							bit	
Legend:								
R = Readab	le bit	W = Writable	bit	U = Unimpler	mented bit, re	ad as '0'		
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unki	nown	
bit 15-12	-	ted: Read as '						
bit 11-8		ew CPU Interru	•					
	1111 = CPU	Interrupt Priorit	y Level is 15	i				
	•							
	•							
		Interrupt Priorit Interrupt Priorit						
bit 7-0	VECNUM<7:	0>: Vector Num	ber of Pend	ing Interrupt bits	3			
	11111111 =	255, Reserved	; do not use					
	•							
	•							
	•							
		9, IC1 – Input C						
		8, INT0 – Exter	•	0				
		7, Reserved; de						
	00000110 = 6, Generic Soft Error Trap 00000101 = 5, DMAC Error Trap							
		4, Math Error T						
	00000011 =	3, Stack Error 7	Ггар					
		2, Generic Har						
		1, Address Erro						
	000000000	0, Oscillator Fa	штар					

REGISTER 7-7: INTTREG: INTERRUPT CONTROL AND STATUS REGISTER

8.0 DIRECT MEMORY ACCESS (DMA)

- **Note 1:** This data sheet summarizes the features of the dsPIC33EPXXXGP50X. dsPIC33EPXXXMC20X/50X, and PIC24EPXXXGP/MC20X families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 22. "Direct Memory Access (DMA)" (DS70348) of the "dsPIC33E/PIC24E Family Reference Manual', which is available from the Microchip web site (www.microchip.com).
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The DMA controller transfers data between peripheral data registers and data space SRAM


In addition, DMA can access the entire data memory space. The Data Memory Bus Arbiter is utilized when either the CPU or DMA attempt to access SRAM, resulting in potential DMA or CPU stalls.

The DMA controller supports 4 independent channels. Each channel can be configured for transfers to or from selected peripherals. Some of the peripherals supported by the DMA controller include:

- ECAN[™]
- Analog-to-Digital Converter (ADC)
- Serial Peripheral Interface (SPI)
- UART
- Input Capture
- Output Compare

Refer to Table 8-1 for a complete list of supported peripherals.

FIGURE 8-1: DMA CONTROLLER



^{© 2011-2012} Microchip Technology Inc.

In addition, DMA transfers can be triggered by Timers as well as external interrupts. Each DMA channel is unidirectional. Two DMA channels must be allocated to read and write to a peripheral. If more than one channel receive a request to transfer data, a simple fixed priority scheme, based on channel number, dictates which channel completes the transfer and which channel, or channels, are left pending. Each DMA channel moves a block of data, after which it generates an interrupt to the CPU to indicate that the block is available for processing.

The DMA controller provides these functional capabilities:


- Four DMA channels
- Register Indirect With Post-increment Addressing mode
- Register Indirect Without Post-increment Addressing mode

- Peripheral Indirect Addressing mode (peripheral generates destination address)
- CPU interrupt after half or full-block transfer complete
- · Byte or word transfers
- · Fixed priority channel arbitration
- Manual (software) or Automatic (peripheral DMA requests) transfer initiation
- One-Shot or Auto-Repeat block transfer modes
- Ping-Pong mode (automatic switch between two SRAM start addresses after each block transfer complete)
- DMA request for each channel can be selected from any supported interrupt source
- · Debug support features

The peripherals that can utilize DMA are listed in Table 8-1.

Peripheral to DMA Association	DMAxREQ Register IRQSEL<7:0> Bits	DMAxPAD Register (Values to Read from Peripheral)	DMAxPAD Register (Values to Write to Peripheral)	
INT0 – External Interrupt 0	00000000	_	_	
IC1 – Input Capture 1	0000001	0x0144 (IC1BUF)	—	
IC2 – Input Capture 2	00000101	0x014C (IC2BUF)	—	
IC3 – Input Capture 3	00100101	0x0154 (IC3BUF)	—	
IC4 – Input Capture 4	00100110	0x015C (IC4BUF)	—	
OC1 – Output Compare 1	0000010	_	0x0906 (OC1R) 0x0904 (OC1RS)	
OC2 – Output Compare 2	00000110	_	0x0910 (OC2R) 0x090E (OC2RS)	
OC3 – Output Compare 3	00011001	_	0x091A (OC3R) 0x0918 (OC3RS)	
OC4 – Output Compare 4	00011010	—	0x0924 (OC4R) 0x0922 (OC4RS)	
TMR2 – Timer2	00000111	_	_	
TMR3 – Timer3	00001000	_	_	
TMR4 – Timer4	00011011	_	_	
TMR5 – Timer5	00011100	_	—	
SPI1 Transfer Done	00001010	0x0248 (SPI1BUF)	0x0248 (SPI1BUF)	
SPI2 Transfer Done	00100001	0x0268 (SPI2BUF)	0x0268 (SPI2BUF)	
UART1RX – UART1 Receiver	00001011	0x0226 (U1RXREG)	—	
UART1TX – UART1 Transmitter	00001100	_	0x0224 (U1TXREG)	
UART2RX – UART2 Receiver	00011110	0x0236 (U2RXREG)		
UART2TX – UART2 Transmitter	00011111	_	0x0234 (U2TXREG)	
ECAN1 – RX Data Ready	00100010	0x0440 (C1RXD)		
ECAN1 – TX Data Request	01000110		0x0442 (C1TXD)	
ADC1 – ADC1 Convert Done	00001101	0x0300 (ADC1BUF0)		

TABLE 8-1: DMA CHANNEL TO PERIPHERAL ASSOCIATIONS



8.1 DMA Resources

Many useful resources are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note:	In the event you are not able to access the
	product page using the link above, enter
	this URL in your browser:
	http://www.microchip.com/wwwproducts/
	Devices.aspx?dDocName=en555464

8.1.1 KEY RESOURCES

- Section 22. "Direct Memory Access (DMA)" (DS70348)
- Code Samples
- Application Notes
- Software Libraries
- Webinars
- All related dsPIC33E/PIC24E Family Reference Manuals Sections
- · Development Tools

8.2 DMAC Registers

Each DMAC Channel x (where x = 0 through 3) contains the following registers:

- 16-bit DMA Channel Control register (DMAxCON)
- 16-bit DMA Channel IRQ Select register (DMAxREQ)
- 32-bit DMA RAM Primary Start Address register (DMAxSTA)
- 32-bit DMA RAM Secondary Start Address register (DMAxSTB)
- 16-bit DMA Peripheral Address register (DMAxPAD)
- 14-bit DMA Transfer Count register (DMAxCNT)

Additional status registers (DMAPWC, DMARQC, DMAPPS, DMALCA, and DSADR) are common to all DMAC channels. These status registers provide information on write and request collisions, as well as on last address and channel access information.

The interrupt flags (DMAxIF) are located in an IFSx register in the interrupt controller. The corresponding interrupt enable control bits (DMAxIE) are located in an IECx register in the interrupt controller, and the corresponding interrupt priority control bits (DMAxIP) are located in an IPCx register in the interrupt controller.

REGISTER	8-1: DMAX	CON: DMA C	HANNEL X	CONTROL R	EGISTER		
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0
CHEN	SIZE	DIR	HALF	NULLW	—	—	_
bit 15							bit 8
U-0	U-0	R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0
	—	AMOD	E<1:0>	—	_	MODE	-
bit 7							bit (
Laward							
Legend: R = Readab	la hit	M - Mritabla	hit		nonted hit rea	d oo 'O'	
-n = Value a		W = Writable '1' = Bit is set		0 = Onimpler 0' = Bit is cle	nented bit, rea	x = Bit is unkn	0.4/2
-n = value a	IPUR	I = DILIS SEL			areu		OWI
bit 15	CHEN: Chan	nel Enable bit					
	1 = Channel						
	0 = Channel	disabled					
bit 14		ansfer Size bit					
	1 = Byte 0 = Word						
bit 13		Direction hit (ouroo/doctin	ation bus select	+)		
DIL 13				ripheral address			
				to RAM addres			
bit 12	HALF: Block	Transfer Interr	upt Select bit				
				i has been mov			
		•		nas been move	d		
bit 11		Data Periphera				- 1 1	
	1 = Null data 0 = Normal o		eral in additio	on to RAM write	(DIR bit must	also be clear)	
bit 10-6		ted: Read as '	o'				
bit 5-4	-			Mode Select b	oits		
	11 = Reserve		ci Addiessing		113		
	10 = Peripher	al Indirect Add	ressing mode	;			
		Indirect without					
	00 = Register	Indirect with F		it mode			
	-						
bit 3-2	Unimplemen	ted: Read as '					
bit 3-2 bit 1-0	Unimplemen MODE<1:0>:	DMA Channel	Operating M	ode Select bits			-)
	Unimplemen MODE<1:0>: 11 = One-Sho	DMA Channel ot, Ping-Pong r	Operating Modes enable	d (one block tra	ansfer from/to e	each DMA buffei	r)
	Unimplemen MODE<1:0>: 11 = One-Sho 10 = Continuo	DMA Channel	Operating M nodes enable modes enab	d (one block tra	ansfer from/to e	each DMA buffer	r)

REGISTER 8-1: DMAXCON: DMA CHANNEL X CONTROL REGISTER

REGISTER 8	B-2: DMA x	U-0	U-0	U-0	U-0	U-0	U-0
FORCE ⁽¹⁾	0-0	0-0	0-0	0-0	0-0	0-0	0-0
	—						
bit 15							bit
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			IRQSE	EL<7:0>			
bit 7							bit
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimplen	nented bit, read	l as '0'	
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
bit 15	1 = Force a	ce DMA Transfe single DMA trar ic DMA transfer	nsfer (Manual				
bit 14-8	Unimplemer	nted: Read as '	o'				
	00100110 = 00100101 = 00100001 = 00011111 = 00011110 = 0001101 = 0001101 = 00011001 = 00001101 = 00001101 = 00001010 = 00001010 = 00000101 = 00000110 = 00000110 =	ECAN1 – TX D IC4 – Input Caj IC3 – Input Caj ECAN1 – RX D SPI2 Transfer I UART2TX – U/ UART2RX – U/ TMR5 – Timer5 TMR4 – Timer4 OC4 – Output 0 OC3 – Output 0 ADC1 – ADC1 UART1TX – U/ UART1RX – U/ SPI1 – Transfe TMR3 – Timer5 TMR2 – Timer5 OC2 – Output 0 IC2 – Input Caj OC1 – Output 0	oture 4 oture 3 Data Ready ⁽²⁾ Done ART2 Transm ART2 Receive 5 4 Compare 4 Compare 3 Convert done ART1 Transm ART1 Receive r Done 3 Compare 2 Compare 2 Compare 1	itter er e itter			

- Note 1: The FORCE bit cannot be cleared by user software. The FORCE bit is cleared by hardware when the forced DMA transfer is complete or the channel is disabled (CHEN = 0).
 - 2: This selection is available in dsPIC33EPXXXGP/MC50X devices only.

^{© 2011-2012} Microchip Technology Inc.

U-0	U-0	U-0	U-0	R/W-0	U-0	U-0	U-0
_	_	—	—	_	—	_	—
bit 15	·			·			bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			STA<	23:16>			
bit 7							bit 0
l egend:							

REGISTER 8-3: DMAXSTAH: DMA CHANNEL X START ADDRESS REGISTER A (HIGH)

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-8 Unimplemented: Read as '0'

bit 7-0 STA<23:16>: Primary Start Address bits (source or destination)

REGISTER 8-4: DMAXSTAL: DMA CHANNEL x START ADDRESS REGISTER A (LOW)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			STA	<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			STA	\<7:0>			
bit 7							bit 0
Legend:							
R = Readable	R = Readable bit W = Writable bit			U = Unimplemented bit, read as '0'			
-n = Value at P	POR	'1' = Bit is set		'0' = Bit is clea	cleared x = Bit is unknown		nown

bit 15-0 STA<15:0>: Primary Start Address bits (source or destination)

U-0	U-0	U-0	U-0	R/W-0	U-0	U-0	U-0			
—	—	—	_	—	—	—	—			
bit 15							bit 8			
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
STB<23:16>										
bit 7							bit 0			

REGISTER 8-5: DMAXSTBH: DMA CHANNEL X START ADDRESS REGISTER B (HIGH)

Legend:						
R = Readable bit	W = Writable bit	W = Writable bit U = Unimplemented bit, read as '0'				
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

bit 15-8 Unimplemented: Read as '0'

bit 7-0 STB<23:16>: Secondary Start Address bits (source or destination)

REGISTER 8-6: DMAXSTBL: DMA CHANNEL X START ADDRESS REGISTER B (LOW)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			STB	<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			STE	3<7:0>			
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit			oit	U = Unimplemented bit, read as '0'			
-n = Value at P	OR	'1' = Bit is set	'0' = Bit is cleared x = Bit is unknow			nown	

bit 15-0 STB<15:0>: Secondary Start Address bits (source or destination)

^{© 2011-2012} Microchip Technology Inc.

R/W-0	R/W-0	R/W-0					
1011 0		rt/ vv-U	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PAD	<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PAC)<7:0>			
bit 7							bit 0
Legend:							
R = Readable bit		W = Writable bit		U = Unimplen	nented bit, read	as '0'	

'0' = Bit is cleared

REGISTER 8-7: DMAXPAD: DMA CHANNEL x PERIPHERAL ADDRESS REGISTER⁽¹⁾

bit 15-0 PAD<15:0>: Peripheral Address Register bits

'1' = Bit is set

-n = Value at POR

Note 1: If the channel is enabled (i.e., active), writes to this register may result in unpredictable behavior of the DMA channel and should be avoided.

REGISTER 8-8: DMAXCNT: DMA CHANNEL X TRANSFER COUNT REGISTER⁽¹⁾

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
_	_		CNT<13:8> ⁽²⁾								
bit 15											
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
			CNT<	:7:0> (2)							
bit 7							bit 0				
Legend:											
R = Readable bit W = Writable bit			bit	U = Unimpler	nented bit, rea	d as '0'					
-n = Value at P	OR	'1' = Bit is set	-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit		x = Bit is unkr	nown					

bit 15-14 Unimplemented: Read as '0'

bit 13-0 CNT<13:0>: DMA Transfer Count Register bits⁽²⁾

- **Note 1:** If the channel is enabled (i.e., active), writes to this register may result in unpredictable behavior of the DMA channel and should be avoided.
 - 2: The number of DMA transfers = CNT<13:0> + 1.

x = Bit is unknown

U-0	U-0	U-0	U-0	R/W-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15	·				•		bit 8
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
			DSADR	<23:16>			
bit 7							bit 0
-							

REGISTER 8-9: DSADRH: MOST RECENT RAM HIGH ADDRESS REGISTER

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	t, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-8 Unimplemented: Read as '0'

bit 7-0 DSADR<23:16>: Most Recent DMA Address Accessed by DMA bits

REGISTER 8-10: DSADRL: MOST RECENT RAM LOW ADDRESS REGISTER

R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
			DSAI	DR<15:8>			
bit 15							bit 8
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
			DSA	DR<7:0>			
bit 7							bit 0
Legend:							
R = Readable b	it	W = Writable bi	it	U = Unimpleme	nted bit, re	ad as '0'	
-n = Value at P0	DR	'1' = Bit is set		'0' = Bit is cleare	ed	x = Bit is unkr	nown

bit 15-0 DSADR<15:0>: Most Recent DMA Address Accessed by DMA bits

^{© 2011-2012} Microchip Technology Inc.

	REGIS	TER					
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8
U-0	U-0	U-0	U-0	R-0	R-0	R-0	R-0
	_	—	—	PWCOL3	PWCOL2	PWCOL1	PWCOL0
bit 7							bit 0
Legend:							
R = Readable b	bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'	
-n = Value at PO	OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 15-4	Unimplemen	ted: Read as '	כ'				
bit 3		annel 3 Periph	eral Write Col	lision Flag bit			
		lision detected collision detect	od				
bit 2		annel 2 Periph		lision Elag bit			
		lision detected		lision riag bit			
	0 = No write	collision detect	ed				
bit 1	PWCOL1: Ch	annel 1 Periph	eral Write Col	lision Flag bit			
		lision detected					
		collision detect					
bit 0		annel 0 Periph		lision Flag bit			
		llision detected collision detect					
			~~				

REGISTER 8-11: DMAPWC: DMA PERIPHERAL WRITE COLLISION STATUS REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	—	—	—	—	—		—
bit 15							bit 8
U-0	U-0	U-0	U-0	0 R-0 R-0 R-0	R-0	R-0	
		<u> </u>		RQCOL3	RQCOL2	RQCOL1	RQCOL0
bit 7							bit 0
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'	
-n = Value at	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unknown	
bit 15-4	Unimplemen	ted: Read as '	0'				
bit 3		annel 3 Transf	•	•			
		RCE and Interr		quest collision	detected		
h :# 0		est collision det		Illiaian Elan bit			
bit 2		annel 2 Transf RCE and Inter					
		est collision det			deteoled		
bit 1	RQCOL1: Ch	annel 1 Transf	er Request Co	ollision Flag bit	t		
		RCE and Inter		quest collision	detected		
	0 = No reque	est collision det	ected				
bit 0		annel 0 Transf		0			
		RCE and Inter	•	quest collision	detected		

REGISTER 8-12: DMARQC: DMA REQUEST COLLISION STATUS REGISTER

0 = No request collision detected

© 2011-2012 Microchip Technology Inc.

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_		_	_	_	—	—	—
bit 15	·						bit 8
11.0				D 4			D 4
U-0	U-0	U-0	U-0	R-1	R-1	R-1	R-1
	_		—		LSTC	1<3:0>	
bit 7							bit 0
Legend:							
R = Readat	ole bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'	
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 15-4	Unimplemen	ted: Read as '	0'				
bit 3-0	LSTCH<3:0>	: Last DMAC C	hannel Active	e Status bits			
	1111 = No D	MA transfer ha	s occurred sir	nce system Res	set		
	1110 = Rese	rved					
	•						
	•						
	•						
	0100 = Rese						
		data transfer wa					
		data transfer wa					
	0001 = Last (data transfer wa	as nandled by	Channel 1			

REGISTER 8-13: DMALCA: DMA LAST CHANNEL ACTIVE DMA STATUS REGISTER

0000 = Last data transfer was handled by Channel 0

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	—		—	—	—	_	—
bit 15							bit 8
U-0	U-0	U-0	U-0	R-0	R-0	R-0	R-0
—	—	—	—	PPST3	PPST2	PPST1	PPST0
bit 7							bit 0

REGISTER 8-14: DMAPPS: DMA PING-PONG STATUS REGISTER

R = Readal	ble bit	W = Writable bit	U = Unimplemented bit,	Inimplemented bit, read as '0'	
-n = Value a	at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bi	
bit 15-4	Unimple	mented: Read as '0'			
bit 3	1 = DM/	Channel 3 Ping-Pong Mode ASTB3 register selected ASTA3 register selected	e Status Flag bit		
bit 2	1 = DM/	Channel 2 Ping-Pong Mode ASTB2 register selected ASTA2 register selected	e Status Flag bit		

bit 1 **PPST1:** Channel 1 Ping-Pong Mode Status Flag bit 1 = DMASTB1 register selected

0 = DMASTA1 register selected

Legend:

- bit 0 PPST0: Channel 0 Ping-Pong Mode Status Flag bit
 - 1 = DMASTB0 register selected
 - 0 = DMASTA0 register selected

© 2011-2012 Microchip Technology Inc.

x = Bit is unknown

NOTES:


9.0 OSCILLATOR CONFIGURATION

- Note 1: This data sheet summarizes the features dsPIC33EPXXXGP50X of the dsPIC33EPXXXMC20X/50X, and PIC24EPXXXGP/MC20X families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, to Section 7. "Oscillator" refer (DS70580) of the "dsPIC33E/PIC24E Family Reference Manual', which is available from the Microchip web site (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/ 50X, and PIC24EPXXXGP/MC20X oscillator system provides:

- On-chip Phase-Locked Loop (PLL) to boost internal operating frequency on select internal and external oscillator sources
- On-the-fly clock switching between various clock sources
- · Doze mode for system power savings
- Fail-Safe Clock Monitor (FSCM) that detects clock failure and permits safe application recovery or shutdown
- Configuration bits for clock source selection

A simplified diagram of the oscillator system is shown in Figure 9-1.



3: The term FP refers to the clock source for all peripherals, while FCY refers to the clock source for the CPU. Throughout this document, FCY and FP are used interchangeably, except in the case of DOZE mode. FP and FCY will be different when DOZE mode is used with a doze ratio of 1:2 or lower.

FIGURE 9-1: OSCILLATOR SYSTEM DIAGRAM

9.1 CPU Clocking System

The dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/ 50X, and PIC24EPXXXGP/MC20X family of devices provide seven system clock options:

- Fast RC (FRC) Oscillator
- FRC Oscillator with Phase-Locked Loop (PLL)
- FRC Oscillator with postscaler
- Primary (XT, HS or EC) Oscillator
- Primary Oscillator with PLL
- · Low-Power RC (LPRC) Oscillator

Instruction execution speed or device operating frequency, FCY, is given by Equation 9-1.


EQUATION 9-1: DEVICE OPERATING FREQUENCY

FCY = Fosc/2

Figure 9-2 is a block diagram of the PLL module.

Equation 9-2 provides the relation between input frequency (FIN) and output frequency (FOSC).

Equation 9-3 provides the relation between input frequency (FIN) and VCO frequency (FSYS).



EQUATION 9-2: Fosc CALCULATION

$$Fosc = FIN \times \left(\frac{M}{N1 \times N2}\right) = FIN \times \left(\frac{(PLLDIV + 2)}{(PLLPRE + 2) \times 2(PLLPOST + 1)}\right)$$

Where,

N1 = PLLPRE + 2 $N2 = 2 \times (PLLPOST + 1)$ M = PLLDIV + 2

EQUATION 9-3: Fvco CALCULATION

$$FSYS = FIN \times \left(\frac{M}{N1}\right) = FIN \times \left(\frac{(PLLDIV + 2)}{(PLLPRE + 2)}\right)$$

DS70657F-page 152

FIGURE 9-2: PLL BLOCK DIAGRAM

TABLE 5-1. CONTIGURATION BIT VALU				
Oscillator Mode	Oscillator Source	POSCMD<1:0>	FNOSC<2:0>	See Note
Fast RC Oscillator with Divide-by-N (FRCDIVN)	Internal	xx	111	1, 2
Low-Power RC Oscillator (LPRC)	Internal	xx	101	1
Primary Oscillator (HS) with PLL (HSPLL)	Primary	10	011	_
Primary Oscillator (XT) with PLL (XTPLL)	Primary	01	011	_
Primary Oscillator (EC) with PLL (ECPLL)	Primary	00	011	1
Primary Oscillator (HS)	Primary	10	010	_
Primary Oscillator (XT)	Primary	01	010	_
Primary Oscillator (EC)	Primary	00	010	1
Fast RC Oscillator (FRC) with divide-by-N and PLL (FRCPLL)	Internal	xx	001	1
Fast RC Oscillator (FRC)	Internal	xx	000	1

TABLE 9-1: CONFIGURATION BIT VALUES FOR CLOCK SELECTION

Note 1: OSC2 pin function is determined by the OSCIOFNC Configuration bit.

2: This is the default oscillator mode for an unprogrammed (erased) device.

9.2 Oscillator Resources

Many useful resources are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note: In the event you are not able to access the product page using the link above, enter this URL in your browser: http://www.microchip.com/wwwproducts/ Devices.aspx?dDocName=en555464

9.2.1 KEY RESOURCES

- Section 7. "Oscillator" (DS70580)
- Code Samples
- Application Notes
- Software Libraries
- Webinars
- All related dsPIC33E/PIC24E Family Reference Manuals Sections
- Development Tools

U-0	R-0	R-0	R-0	U-0	R/W-y	R/W-y	R/W-y
		COSC<2:0>		—	1	NOSC<2:0> ^{(2,3})
bit 15							bit
R/W-0	R/W-0	R-0	U-0	R/W-0	U-0	U-0	R/W-0
CLKLOC	CK IOLOCK	LOCK	_	CF			OSWEN
bit 7							bit
Legend:		y = Value set	from Configu	ration bits on P	OR		
R = Reada	able bit	W = Writable	bit	U = Unimpler	nented bit, read	l as '0'	
-n = Value	at POR	'1' = Bit is set	t	'0' = Bit is cle	ared	x = Bit is unki	nown
bit 15	Unimplemer	nted: Read as '	0'				
bit 14-12	-			bits (read-only)		
	111 = Fast R 110 = Fast R 101 = Low-P 100 = Resen 011 = Primar 010 = Primar 001 = Fast R	C Oscillator (F C Oscillator (F ower RC Oscill ved ry Oscillator (X ry Oscillator (X	RC) with Divid RC) with Divid lator (LPRC) T, HS, EC) wit T, HS, EC) RC) with divid	de-by-n de-by-16			
bit 11	Unimplemer	nted: Read as '	0'				
bit 10-8	NOSC<2:0>:	New Oscillato	r Selection bit	S ^(2,3)			
	110 = Fast R 101 = Low-P 100 = Reserv 011 = Primar 010 = Primar 001 = Fast R	ry Oscillator (X ry Oscillator (X	RC) with Divid lator (LPRC) T, HS, EC) wit T, HS, EC) RC) with divid	de-by-16	L (FRCPLL)		
bit 7		Clock Lock Ena	,				
	lf (FCKS	M0 = 0), then 0	clock and PLL	configurations configurations ked, configurati	may be modifie		
bit 6	IOLOCK: I/O	Lock Enable b	oit				
	1 = I/O Lock 0 = I/O Lock						
bit 5		_ock Status bit	(read-onlv)				
	1 = Indicates	s that PLL is in	lock, or PLL s	tart-up timer is -up timer is in p		is disabled	
bit 4	Unimplemer	nted: Read as '	0'				
Note 1:	Writes to this regis "dsPIC33E/PIC24					`	,
2:	Direct clock switch This applies to clo mode as a transiti	ck switches in	either directio	n. In these insta	ances, the appl		

REGISTER 9-1: OSCCON: OSCILLATOR CONTROL REGISTER⁽¹⁾

3: Reset values for these bits are determined by the FNOSC Configuration bits.

REGISTER 9-1: OSCCON: OSCILLATOR CONTROL REGISTER⁽¹⁾ (CONTINUED)

- bit 3 **CF:** Clock Fail Detect bit 1 = FSCM has detected clock failure 0 = FSCM has not detected clock failure
- bit 2-1 Unimplemented: Read as '0'
- bit 0 OSWEN: Oscillator Switch Enable bit
 - 1 = Request oscillator switch to selection specified by NOSC<2:0> bits
 - 0 = Oscillator switch is complete
- **Note 1:** Writes to this register require an unlock sequence. Refer to **Section 7. "Oscillator"** (DS70580) in the *"dsPIC33E/PIC24E Family Reference Manual"* (available from the Microchip web site) for details.
 - 2: Direct clock switches between any primary oscillator mode with PLL and FRCPLL mode are not permitted. This applies to clock switches in either direction. In these instances, the application must switch to FRC mode as a transition clock source between the two PLL modes.
 - **3:** Reset values for these bits are determined by the FNOSC Configuration bits.

^{© 2011-2012} Microchip Technology Inc.

PLLPOST<1:0> PLLPRE<4:0> bit 7 Legend: y = Value set from Configuration bits on POR R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 ROI: Recover on Interrupt bit 1 = Interrupts will clear the DOZEN bit and the processor clock and peripheral clock ratio is : bit 14 DOZEZ:00: Processor Clock Reduction Select bits ⁽²⁾ 111 = FCY divided by 128 110 = FCY divided by 128 110 = FCY divided by 128 100 = FCY divided by 14 101 = FCY divided by 128 100 = FCY divided by 14 011 = FCY divided by 14 010 = FCY divided by 14 011 = FCY divided by 1 011 = FCY divided by 2 000 = FCY divided by 1 011 = FCY divided by 2 000 = FCY divided by 2 010 = FCY divided by 2 000 = FCY divided by 2 000 = FCY divided by 2 011 = FRC divided by 256 111 = FRC divided by 4 111 = FRC divided by 32 110 = FRC divided by 16 111 = FRC divided by 4 011 = FRC divided by 4 011 = FRC divided by 4 011 = FRC divided by 4 011 = FRC divided by 4 010 = FRC divided by 4 011 = FRC divided by 4 011 = FRC di	R/W-0	R/W-0	R/W-1	R/W-1	R/W-0	R/W-0	R/W-0	R/W-0
R/W-0 R/W-1 U-0 R/W-0 R/W-0 R/W-0 R/W-0 F PLLPOST<1:0> - PLLPRE PLLPRE<	ROI		DOZE<2:0> ⁽²⁾		DOZEN ^(1,3)		FRCDIV<2:0>	
PLLPOST<1:0>	bit 15				•			bit
PLLPOST<1:0>	R/W-0	R/W-1	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
bit 7 Legend: y = Value set from Configuration bits on POR R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 ROI: Recover on Interrupt bit 1 = Interrupts will clear the DOZEN bit and the processor clock and peripheral clock ratio is : 0 = Interrupts will clear the DOZEN bit and the processor clock and peripheral clock ratio is : 0 = Interrupts have no effect on the DOZEN bit bit 14-12 DOZE+2:0s: Processor Clock Reduction Select bits ⁽²⁾ 111 = Fcr divided by 18 110 = Fcr divided by 48 101 = Fcr divided by 48 101 = Fcr divided by 4 101 = Fcr divided by 8 (default) 010 = Fcr divided by 4 011 = Fcr divided by 4 010 = Fcr divided by 1 DOZEK: Doze Mode Enable bit ^(1,3) 1 = DOZE 1 = DOZE 111 = FRC divided by 256 110 = FRC divided by 256 110 = FRC divided by 256 110 = FRC divided by 4 111 = FRC divided by 9 101 = FRC divided by 4 011 = FRC divided by 4 011 = FRC divided by 4 111 = FRC divided by 4 011 = FRC divided by 4 011 = FRC divided by 4 011 = FRC divided by 4 111 = FRC divided by 16 111 = FRC divided by 4 011 = FRC divide	PLLP	OST<1:0>					•	
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 ROI: Recover on Interrupt bit 1 = Interrupts will clear the DOZEN bit and the processor clock and peripheral clock ratio is to 0 = Interrupts have no effect on the DOZEN bit bit 14-12 DOZE-2:0s: Processor Clock Reduction Select bits ⁽²⁾ 111 = Fcv divided by 128 110 = Fcv divided by 44 101 = Fcv divided by 4 011 = Fcv divided by 4 001 = Fcv divided by 4 012 = Fcv divided by 1 bit 11 DOZEK:2:0> Fled specifies the ratio between the peripheral clocks and the processor clock and peripheral clocks and the processor clock 0 = Processor clock and peripheral clock ratio forced to 1:1 bit 10-8 FRCDIV-2:0>: Internal Fast RC Oscillator Postscaler bits 111 = FRC divided by 32 100 = FRC divided by 32 100 = FRC divided by 4 011 = FRC divided by 32 100 = FRC divided by 4 011 = FRC divided by 4 101 = FRC divided by 4 011 = FRC divided by 4 101 = FRC divided by 4 011 = FRC divided by 4 101 = FRC divided by 4 011 = FRC divided by 4 101 = FRC divided by 4 011 = FRC divided by 4 101 = FRC divided by 4 011 = FR								bit
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' In = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 ROI: Recover on Interrupt bit 1 = Interrupts will clear the DOZEN bit and the processor clock and peripheral clock ratio is to 0 = Interrupts have no effect on the DOZEN bit bit 14-12 DOZE-2:0>: Processor Clock Reduction Select bits ⁽²⁾ 111 = Fcv divided by 128 100 = Fcv divided by 32 100 = Fcv divided by 18 011 = Fcv divided by 4 011 = Fcv divided by 1 010 = Fcv divided by 1 010 = Fcv divided by 1 010 = Fcv divided by 1 010 = Fcv divided by 1 010 = Fcv divided by 1 111 DOZEN: Doze Mode Enable bit ^(1,3) 1 = DOZE-2:0> field specifies the ratio between the peripheral clocks and the processor cloc 0 = Processor clock and peripheral clock ratio forced to 1:1 bit 10-8 FRCDIV-2:0>: Internal Fast RC Oscillator Postscaler bits 111 = FRC divided by 256 110 = FRC divided by 32 100 = FRC divided by 32 000 = FRC divided by 4 101 = FRC divided by 4 011 = FRC divided by 32 100 = FRC divided by 4 011 = FRC divided by 2 000 = FRC divided by 4 011 = FRC divided by 4 <	Logondu		v = Value est	from Config	unation bits on DC			
-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 ROI: Recover on Interrupt bit 1 = Interrupts will clear the DOZEN bit and the processor clock and peripheral clock ratio is a 0 = Interrupts have no effect on the DOZEN bit bit 14-12 DOZE Pozze Processor Clock Reduction Select bits ⁽²⁾ 111 = Fcv divided by 128 110 = Fcv divided by 32 100 = Fcv divided by 4 011 = Fcv divided by 16 011 = Fcv divided by 4 001 = Fcv divided by 2 000 = Fcv divided by 4 011 = Fcv divided by 1 000 = Fcv divided by 2 000 = Fcv divided by 2 000 = Fcv divided by 1 000 = Fcv divided by 2 000 = Fcv divided by 2 000 = Fcc divided by 2 000 = Fcc divided by 2 000 = Fcc divided by 256 110 = FRC divided by 4 101 = FRC divided by 32 101 = FRC divided by 4 011 = FRC divided by 4 011 = FRC divided by 4 101 = FRC divided by 256 110 = FRC divided by 4 011 = FRC divided by 4 101 = FRC divided by 4 011 = FRC divided by 4 011 = FRC divided by 4 101 = FRC divided by 4 011 = FRC divided by 4 011 = FRC divided by 4 011 = FRC divided by 4 011 = FRC divided by 4 011 = FRC divided by 4 01	•	- h:t	-	-				
bit 15 ROI: Recover on Interrupt bit 1 = Interrupts will clear the DOZEN bit and the processor clock and peripheral clock ratio is s 0 = Interrupts have no effect on the DOZEN bit DOZE<2:0>: Processor Clock Reduction Select bits ⁽²⁾ 111 = Fcv divided by 128 110 = Fcv divided by 16 011 = Fcv divided by 32 100 = Fcv divided by 3 (default) 010 = Fcv divided by 4 001 = Fcv divided by 4 001 = Fcv divided by 4 001 = Fcv divided by 1 bit 11 DOZEN: Doze Mode Enable bit ^(1,3) 1 = DOZE<2:0> field specifies the ratio between the peripheral clocks and the processor cloc 0 = Processor clock and peripheral clock ratio forced to 1:1 bit 10-8 FRCDIV<2:0>: Internal Fast RC Oscillator Postscaler bits 111 = FRC divided by 26 110 = FRC divided by 4 011 = FRC divided by 4 011 = FRC divided by 4 010 = FRC divided by 4 011 = FRC divided by 4 011 = FRC divided by 4 012 = FRC divided by 4 013 = FRC divided by 4 014 = FRC divided by 4 015 = FRC divided by 4 016 = FRC divided by 4 017 = FRC divided by 4 018 = FRC divided by 4 019 = FRC divided by 4 010 = FRC divided by 4 011 = FRC divided by 4 012 = FRC divided by 4 013 = FRC divided by 4 014 = FRC divided by 4 015 = FRC divided by 4 016 = FRC divided by 4 017 = FRC divided by 4 018 = FRC divided by 4 019 = FRC divided by 4 010 = Cutput divided by 4 010 = FRC divided by				DIL	•			
 1 = Interrupts will clear the DOZEN bit and the processor clock and peripheral clock ratio is a 0 = Interrupts have no effect on the DOZEN bit bit 14-12 DOZE-2:0>: Processor Clock Reduction Select bits⁽²⁾ 111 = FcY divided by 128 110 = FcY divided by 128 100 = FcY divided by 32 100 = FcY divided by 4 011 = FcY divided by 4 001 = FcY divided by 4 001 = FcY divided by 1 bit 11 DOZEN: Doze Mode Enable bit^(1,3) 1 = DOZE<2:0>: field specifies the ratio between the peripheral clocks and the processor cloc 0 = Processor clock and peripheral clock ratio forced to 1:1 bit 10-8 FRCDIV<2:0>: Internal Fast RC Oscillator Postscaler bits 111 = FRC divided by 32 100 = FRC divided by 4 011 = FRC divided by 4 011 = FRC divided by 4 011 = FRC divided by 16 011 = FRC divided by 10 010 = FRC divided by 1 000 = FRC divided by 1 001 = FRC divided by 2 000 = FRC divided by 1 001 = FRC divided by 4 01 = Cutput divided by 8 0 = Reserved 0 = Output divided by 4 	-n = value at	POR	= Bit is set		"0" = Bit is clea	ared	x = Bit is unkr	lown
bit 14-12 D0ZE-2:0>: Processor Clock Reduction Select bits ⁽²⁾ 111 = Fcv divided by 128 110 = Fcv divided by 32 100 = Fcv divided by 32 100 = Fcv divided by 4 011 = Fcv divided by 4 001 = Fcv divided by 2 000 = Fcv divided by 2 000 = Fcv divided by 1 bit 11 D0ZEN: Doze Mode Enable bit ^(1,3) 1 = D0ZE<2:0> field specifies the ratio between the peripheral clocks and the processor cloc 0 = Processor clock and peripheral clock ratio forced to 1:1 bit 10-8 FRCDIV<2:0>: Internal Fast RC Oscillator Postscaler bits 111 = FRC divided by 256 110 = FRC divided by 256 110 = FRC divided by 4 001 = FRC divided by 2 000 = FRC divided by 4 011 = FRC divided by 4 012 = FRC divided by 4 013 = FRC divided by 4 014 = FRC divided by 4 015 = FRC divided by 4 016 = FRC divided by 4 017 = FRC divided by 4 018 = FRC divided by 4 019 = FRC divided by 4 010 = FRC divided by 4 010 = FRC divided by 2 000 = FRC divided by 2 000 = FRC divided by 2 000 = FRC divided by 4 011 = Output divided by 8 102 = Reserved 01 = Output divided by 4 013 = Reserved 01 = Output divided by 4 014 = Reserved 015 = Output divided by 4 015 = Reserved 015 = Output divided by 4 015 = Reserved 015 = Output divided by 4 016 = Output divided by 4 017 = Output divided by 4 018 = Reserved 018 = Output divided by 4 019 = Output divided by	bit 15	1 = Interrup	ots will clear the D	OZEN bit ar		clock and peri	pheral clock rat	io is set to 1
<pre>111 = FcY divided by 128 110 = FcY divided by 64 101 = FcY divided by 32 100 = FcY divided by 16 011 = FcY divided by 8 (default) 010 = FcY divided by 4 001 = FcY divided by 2 000 = FcY divided by 1 bit 11 DOZEN: Doze Mode Enable bit^(1,3) 1 = DOZE<2:0> field specifies the ratio between the peripheral clocks and the processor cloc 0 = Processor clock and peripheral clock ratio forced to 1:1 bit 10-8 FRCDIV<2:0>: Internal Fast RC Oscillator Postscaler bits 111 = FRC divided by 256 110 = FRC divided by 256 110 = FRC divided by 256 010 = FRC divided by 4 001 = FRC divided by 4 000 = Cutput divided by 8 10 = Reserved 01 = Output divided by 4 (default) 00 = Output divided by 2</pre>		•						
 110 = Fcy divided by 64 101 = Fcy divided by 32 100 = Fcy divided by 16 011 = Fcy divided by 8 (default) 010 = Fcy divided by 2 000 = Fcy divided by 1 bit 11 DOZEN: Doze Mode Enable bit^(1,3) 1 = DOZE<2:0> field specifies the ratio between the peripheral clocks and the processor cloc 0 = Processor clock and peripheral clock ratio forced to 1:1 bit 10-8 FRCDIV<2:0>: Internal Fast RC Oscillator Postscaler bits 111 = FRC divided by 256 110 = FRC divided by 16 011 = FRC divided by 16 011 = FRC divided by 16 011 = FRC divided by 4 001 = FRC divided by 4 01 = Cutput divided by 8 0 = Reserved 0 = Output divided by 4 (default) 0 = Output divided by 2 	DIT 14-12			K Reduction	Select Dits			
 101 = Fcy divided by 32 100 = Fcy divided by 16 011 = Fcy divided by 8 (default) 010 = Fcy divided by 4 001 = Fcy divided by 2 000 = Fcy divided by 1 bit 11 DOZEN: Doze Mode Enable bit^(1,3) 1 = DOZE<:2:0> field specifies the ratio between the peripheral clocks and the processor cloc 0 = Processor clock and peripheral clock ratio forced to 1:1 bit 10-8 FRCDIV<2:0>: Internal Fast RC Oscillator Postscaler bits 111 = FRC divided by 256 110 = FRC divided by 4 101 = FRC divided by 4 102 = FRC divided by 1 (default) bit 7-6 PLLPOST<1:0>: PLL VCO Output Divider Select bits (also denoted as 'N2', PLL postscaler 11 = Output divided by 8 10 = Reserved 01 = Output divided by 4 (default) 00 = Output divided by 2 								
 100 = Fcy divided by 16 011 = Fcy divided by 8 (default) 010 = Fcy divided by 4 001 = Fcy divided by 2 000 = Fcy divided by 1 bit 11 DOZEN: Doze Mode Enable bit^(1,3) 1 = DOZE<2:0> field specifies the ratio between the peripheral clocks and the processor cloc 0 = Processor clock and peripheral clock ratio forced to 1:1 bit 10-8 FRCDIV<2:0>: Internal Fast RC Oscillator Postscaler bits 111 = FRC divided by 256 110 = FRC divided by 4 101 = FRC divided by 4 101 = FRC divided by 4 001 = Cutput divided by 8 10 = Reserved 01 = Output divided by 4 (default) 00 = Output divided by 4 			•					
 011 = FCY divided by 8 (default) 010 = FCY divided by 4 001 = FCY divided by 2 000 = FCY divided by 1 bit 11 DOZEN: Doze Mode Enable bit^(1,3) 1 = DOZE<2:0> field specifies the ratio between the peripheral clocks and the processor cloc 0 = Processor clock and peripheral clock ratio forced to 1:1 bit 10-8 FRCDIV<2:0>: Internal Fast RC Oscillator Postscaler bits 111 = FRC divided by 256 110 = FRC divided by 464 101 = FRC divided by 416 011 = FRC divided by 4 010 = FRC divided by 4 001 = FRC divided by 4 01 = Output divided by 8 10 = Reserved 01 = Output divided by 4 (default) 00 = Output divided by 4 								
 010 = Fcr divided by 4 001 = Fcr divided by 2 000 = Fcr divided by 1 bit 11 DOZEN: Doze Mode Enable bit^(1,3) 1 = DOZE<2:0> field specifies the ratio between the peripheral clocks and the processor cloc 0 = Processor clock and peripheral clock ratio forced to 1:1 bit 10-8 FRCDIV<2:0>: Internal Fast RC Oscillator Postscaler bits 111 = FRC divided by 256 110 = FRC divided by 44 101 = FRC divided by 45 100 = FRC divided by 45 010 = FRC divided by 40 011 = FRC divided by 4 001 = FRC divided by 1 (default) bit 7-6 PLLPOST<1:0>: PLL VCO Output Divider Select bits (also denoted as 'N2', PLL postscaler 11 = Output divided by 4 (default) 00 = Output divided by 4 (default) 								
001 = Fcr divided by 2 000 = Fcr divided by 1 bit 11 DOZEN: Doze Mode Enable bit ^(1,3) 1 = DOZE<2:0> field specifies the ratio between the peripheral clocks and the processor cloc 0 = Processor clock and peripheral clock ratio forced to 1:1 bit 10-8 FRCDIV<2:0>: Internal Fast RC Oscillator Postscaler bits 111 = FRC divided by 256 110 = FRC divided by 44 101 = FRC divided by 32 100 = FRC divided by 4 011 = FRC divided by 4 010 = FRC divided by 4 011 = Output divided by 8 011 = Output divided by 4 011 = Output divided by 4 <td></td> <td></td> <td>•</td> <td>ault)</td> <td></td> <td></td> <td></td> <td></td>			•	ault)				
000 = Fcr divided by 1 bit 11 DOZEN: Doze Mode Enable bit ^(1,3) 1 = DOZE<2:0> field specifies the ratio between the peripheral clocks and the processor cloc 0 = Processor clock and peripheral clock ratio forced to 1:1 bit 10-8 FRCDIV<2:0>: Internal Fast RC Oscillator Postscaler bits 111 = FRC divided by 256 110 = FRC divided by 64 101 = FRC divided by 32 100 = FRC divided by 46 011 = FRC divided by 4 001 = FRC divided by 4 001 = FRC divided by 4 001 = FRC divided by 1 (default) bit 7-6 PLLPOST<1:0>: PLL VCO Output Divider Select bits (also denoted as 'N2', PLL postscaler 11 = Output divided by 8 10 = Reserved 01 = Output divided by 4 (default) 00 = Output divided by 2								
bit 11 DOZEN: Doze Mode Enable bit ^(1,3) 1 = DOZE<2:0> field specifies the ratio between the peripheral clocks and the processor cloc 0 = Processor clock and peripheral clock ratio forced to 1:1 bit 10-8 FRCDIV<2:0>: Internal Fast RC Oscillator Postscaler bits 111 = FRC divided by 256 110 = FRC divided by 64 101 = FRC divided by 32 100 = FRC divided by 46 011 = FRC divided by 4 001 = FRC divided by 4 001 = FRC divided by 2 000 = FRC divided by 1 (default) bit 7-6 PLLPOST<1:0>: PLL VCO Output Divider Select bits (also denoted as 'N2', PLL postscaler 11 = Output divided by 4 (default) 00 = Output divided by 4 (default) 00 = Output divided by 4 (default)								
 1 = DOZE<2:0> field specifies the ratio between the peripheral clocks and the processor clock and peripheral clock ratio forced to 1:1 bit 10-8 FRCDIV<2:0>: Internal Fast RC Oscillator Postscaler bits 111 = FRC divided by 256 100 = FRC divided by 64 101 = FRC divided by 32 100 = FRC divided by 16 011 = FRC divided by 4 001 = FRC divided by 4 001 = FRC divided by 1 (default) bit 7-6 PLLPOST<1:0>: PLL VCO Output Divider Select bits (also denoted as 'N2', PLL postscaler 11 = Output divided by 4 (default) 00 = Output divided by 4 (default) 			•					
 0 = Processor clock and peripheral clock ratio forced to 1:1 bit 10-8 FRCDIV<2:0>: Internal Fast RC Oscillator Postscaler bits 11 = FRC divided by 256 10 = FRC divided by 64 101 = FRC divided by 32 100 = FRC divided by 16 011 = FRC divided by 4 00 = FRC divided by 4 00 = FRC divided by 2 000 = FRC divided by 1 (default) bit 7-6 PLLPOST<1:0>: PLL VCO Output Divider Select bits (also denoted as 'N2', PLL postscaler 11 = Output divided by 8 10 = Reserved 01 = Output divided by 4 (default) 00 = Output divided by 2 	bit 11							
 bit 10-8 FRCDIV<2:0>: Internal Fast RC Oscillator Postscaler bits 111 = FRC divided by 256 110 = FRC divided by 64 101 = FRC divided by 32 100 = FRC divided by 16 011 = FRC divided by 8 010 = FRC divided by 4 001 = FRC divided by 2 000 = FRC divided by 1 (default) bit 7-6 PLLPOST<1:0>: PLL VCO Output Divider Select bits (also denoted as 'N2', PLL postscaler 11 = Output divided by 8 10 = Reserved 01 = Output divided by 4 (default) 00 = Output divided by 2 							nd the process	or clocks
<pre>111 = FRC divided by 256 110 = FRC divided by 64 101 = FRC divided by 32 100 = FRC divided by 16 011 = FRC divided by 8 010 = FRC divided by 4 001 = FRC divided by 2 000 = FRC divided by 1 (default) bit 7-6 PLLPOST<1:0>: PLL VCO Output Divider Select bits (also denoted as 'N2', PLL postscaler 11 = Output divided by 8 10 = Reserved 01 = Output divided by 4 (default) 00 = Output divided by 2</pre>			•	•				
 110 = FRC divided by 64 101 = FRC divided by 32 100 = FRC divided by 16 011 = FRC divided by 8 010 = FRC divided by 4 001 = FRC divided by 2 000 = FRC divided by 1 (default) bit 7-6 PLLPOST<1:0>: PLL VCO Output Divider Select bits (also denoted as 'N2', PLL postscaler 11 = Output divided by 8 10 = Reserved 01 = Output divided by 4 (default) 00 = Output divided by 2 	DIT 10-8			RC Oscillato	or Postscaler bits			
 101 = FRC divided by 32 100 = FRC divided by 16 011 = FRC divided by 8 010 = FRC divided by 4 001 = FRC divided by 2 000 = FRC divided by 1 (default) bit 7-6 PLLPOST<1:0>: PLL VCO Output Divider Select bits (also denoted as 'N2', PLL postscaler 11 = Output divided by 8 10 = Reserved 01 = Output divided by 4 (default) 00 = Output divided by 2 								
 100 = FRC divided by 16 011 = FRC divided by 8 010 = FRC divided by 4 001 = FRC divided by 2 000 = FRC divided by 1 (default) bit 7-6 PLLPOST<1:0>: PLL VCO Output Divider Select bits (also denoted as 'N2', PLL postscaler 11 = Output divided by 8 10 = Reserved 01 = Output divided by 4 (default) 00 = Output divided by 2 								
011 = FRC divided by 8 010 = FRC divided by 4 001 = FRC divided by 2 000 = FRC divided by 1 (default) bit 7-6 PLLPOST<1:0>: PLL VCO Output Divider Select bits (also denoted as 'N2', PLL postscaler 11 = Output divided by 8 10 = Reserved 01 = Output divided by 4 (default) 00 = Output divided by 2								
 010 = FRC divided by 4 001 = FRC divided by 2 000 = FRC divided by 1 (default) bit 7-6 PLLPOST<1:0>: PLL VCO Output Divider Select bits (also denoted as 'N2', PLL postscaler 11 = Output divided by 8 10 = Reserved 01 = Output divided by 4 (default) 00 = Output divided by 2 			•					
 001 = FRC divided by 2 000 = FRC divided by 1 (default) bit 7-6 PLLPOST<1:0>: PLL VCO Output Divider Select bits (also denoted as 'N2', PLL postscaler 11 = Output divided by 8 10 = Reserved 01 = Output divided by 4 (default) 00 = Output divided by 2 								
 000 = FRC divided by 1 (default) bit 7-6 PLLPOST<1:0>: PLL VCO Output Divider Select bits (also denoted as 'N2', PLL postscaler 11 = Output divided by 8 10 = Reserved 01 = Output divided by 4 (default) 00 = Output divided by 2 			•					
bit 7-6 PLLPOST<1:0>: PLL VCO Output Divider Select bits (also denoted as 'N2', PLL postscaler 11 = Output divided by 8 10 = Reserved 01 = Output divided by 4 (default) 00 = Output divided by 2			•					
<pre>11 = Output divided by 8 10 = Reserved 01 = Output divided by 4 (default) 00 = Output divided by 2</pre>				-				
10 = Reserved 01 = Output divided by 4 (default) 00 = Output divided by 2	bit 7-6	PLLPOST«	<1:0>: PLL VCO (Dutput Divid	er Select bits (als	so denoted as '	'N2', PLL posts	caler)
01 = Output divided by 4 (default) 00 = Output divided by 2		11 = Outpu	It divided by 8					
00 = Output divided by 2								
			• •	fault)				
hit F. Unimplemented, Dood op (o)		00 = Outpu	it divided by 2					
bit 5 Unimplemented: Read as 0	bit 5	Unimplem	ented: Read as 'd)'				
s cleared when the ROI bit is set and an interrupt occurs.								

CLKDIV: CLOCK DIVISOR REGISTER REGISTER 9-2:

- - 2: DOZE<2:0> bits can only be written to when the DOZEN bit is clear. If DOZEN = 1, any writes to DOZE<2:0> are ignored.
 - 3: The DOZEN bit cannot be set if DOZE<2:0> = 000. If DOZE<2:0> = 000, any attempt by user software to set the DOZEN bit is ignored.

REGISTER 9-2: CLKDIV: CLOCK DIVISOR REGISTER (CONTINUED)

- Note 1: This bit is cleared when the ROI bit is set and an interrupt occurs.
 - 2: DOZE<2:0> bits can only be written to when the DOZEN bit is clear. If DOZEN = 1, any writes to DOZE<2:0> are ignored.
 - **3:** The DOZEN bit cannot be set if DOZE<2:0> = 000. If DOZE<2:0> = 000, any attempt by user software to set the DOZEN bit is ignored.

^{© 2011-2012} Microchip Technology Inc.

U-0 U-0 U-0 U-0 U-0 U-0 — Description Image: Second S	R/W-0 PLLDIV<8> bit 8 R/W-0 bit 0
R/W-0 R/W-1 R/W-1 R/W-0 R/W-0 PLLDIV<7:0>	bit 8 R/W-0
R/W-0 R/W-1 R/W-1 R/W-0 R/W-0 PLLDIV<7:0>	R/W-0
PLLDIV<7:0> bit 7 Legend:	
PLLDIV<7:0> bit 7 Legend:	
bit 7 Legend:	bit 0
Legend:	bit 0
R = Readable bitW = Writable bitU = Unimplemented bit, read as '0'	
-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown	nown
bit 15-9 Unimplemented: Read as '0'	
bit 8-0 PLLDIV<8:0>: PLL Feedback Divisor bits (also denoted as 'M', PLL multiplier)	
111111111 = 513	
•	
•	
•	
000110000 = 50 (default)	
•	
•	
000000010 = 4	
00000001 = 3	
000000000 = 2	

REGISTER 9-3: PLLFBD: PLL FEEDBACK DIVISOR REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	—	—	_	—	_	—	—
bit 15							bit 8
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
				TUN	\<5:0>		
bit 7							bit 0
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimpler	mented bit, read	d as '0'	
-n = Value a	It POR	'1' = Bit is set		'0' = Bit is cleared			nown
bit 15-6	Unimpleme	nted: Read as '	0'				
bit 5-0	TUN<5:0>:	FRC Oscillator 1	uning bits				
	111111 = C	enter frequency	-0.375% (7.3	345 MHz)			
	•						
	•						
	•						
		enter frequency	•	,			
		enter frequency enter frequency					
		enter frequency					
	•		(,			
	•						
	•						

REGISTER 9-4: OSCTUN: FRC OSCILLATOR TUNING REGISTER

000001 = Center frequency + 0.375% (7.40 MHz) 000000 = Center frequency (7.37 MHz nominal)

^{© 2011-2012} Microchip Technology Inc.

REGISTER	9-5: REFO	CON: REFER		ILLATOR CO	ONTROL REG	SISTER			
R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
ROON	_	ROSSLP	ROSEL		RODIV	′<3:0> ⁽¹⁾			
bit 15							bit 8		
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
_	_	_	_	_	_	_	_		
bit 7							bit		
Legend:									
R = Readable	e bit	W = Writable	bit	U = Unimpler	mented bit, read	d as '0'			
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle		x = Bit is unkr	nown		
bit 14	0 = Reference	ce oscillator out ce oscillator out nted: Read as '	out disabled	n REFCLK ⁽²⁾ p	in				
bit 14	Unimplemer	nted: Read as '	0'						
bit 13	ROSSLP: Reference Oscillator Run in Sleep bit 1 = Reference oscillator output continues to run in Sleep								
bit 12	 0 = Reference oscillator output is disabled in Sleep ROSEL: Reference Oscillator Source Select bit 								
		r crystal used a							
		clock used as th							
bit 11-8	RODIV<3:0>: Reference Oscillator Divider bits ⁽¹⁾								
	1111 = Reference clock divided by 32,768								
	1110 = Reference clock divided by 16,384 1101 = Reference clock divided by 8,192								
		rence clock divi							
		rence clock divi	-						
		rence clock divi							
		rence clock divi							
		rence clock divi rence clock divi	•						
		rence clock divi							
		rence clock divi	-						
	0100 = Refe	rence clock divi	ded by 16						
		rence clock divi							
		rence clock divi							
	0001 = Refe 0000 = Refe	rence clock divi	aed by 2						
hit 7.0			0'						
bit 7-0	uninpiemer	nted: Read as '	U						

REGISTER 9-5: REFOCON: REFERENCE OSCILLATOR CONTROL REGISTER

- **Note 1:** The reference oscillator output must be disabled (ROON = 0) before writing to these bits.
 - 2: This pin is remappable. See Section 11.4 "Peripheral Pin Select" for more information.

10.0 POWER-SAVING FEATURES

- Note 1: This data sheet summarizes the features dsPIC33EPXXXGP50X, of the dsPIC33EPXXXMC20X/50X, and PIC24EPXXXGP/MC20X families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 9. "Watchdog Timer and Power-Saving Modes" (DS70615) of the "dsPIC33E/PIC24E Family Reference Manual', which is available from the Microchip web site (www.microchip.com).
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/ 50X, and PIC24EPXXXGP/MC20X devices provide the ability to manage power consumption by selectively managing clocking to the CPU and the peripherals. In general, a lower clock frequency and a reduction in the number of peripherals being clocked constitutes lower consumed power.

dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X, and PIC24EPXXXGP/MC20X devices can manage power consumption in four ways:

- Clock frequency
- Instruction-based Sleep and Idle modes
- · Software-controlled Doze mode
- · Selective peripheral control in software

Combinations of these methods can be used to selectively tailor an application's power consumption while still maintaining critical application features, such as timing-sensitive communications.

EXAMPLE 10-1: PWRSAV INSTRUCTION SYNTAX

PWRSAV#SLEEP_MODE; Put the device into Sleep modePWRSAV#IDLE_MODE; Put the device into Idle mode

10.1 Clock Frequency and Clock Switching

The dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/ 50X, and PIC24EPXXXGP/MC20X devices allow a wide range of clock frequencies to be selected under application control. If the system clock configuration is not locked, users can choose low-power or highprecision oscillators by simply changing the NOSC bits (OSCCON<10:8>). The process of changing a system clock during operation, as well as limitations to the process, are discussed in more detail in Section 9.0 "Oscillator Configuration".

10.2 Instruction-Based Power-Saving Modes

The dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/ 50X, and PIC24EPXXXGP/MC20X devices have two special power-saving modes that are entered through the execution of a special PWRSAV instruction. Sleep mode stops clock operation and halts all code execution. Idle mode halts the CPU and code execution, but allows peripheral modules to continue operation. The assembler syntax of the PWRSAV instruction is shown in Example 10-1.

Note: SLEEP_MODE and IDLE_MODE are constants defined in the assembler include file for the selected device.

Sleep and Idle modes can be exited as a result of an enabled interrupt, WDT time-out or a device Reset. When the device exits these modes, it is said to "wake up".

10.2.1 SLEEP MODE

The following occur in Sleep mode:

- The system clock source is shut down. If an on-chip oscillator is used, it is turned off.
- The device current consumption is reduced to a minimum, provided that no I/O pin is sourcing current
- The Fail-Safe Clock Monitor does not operate, since the system clock source is disabled
- The LPRC clock continues to run in Sleep mode if the WDT is enabled
- The WDT, if enabled, is automatically cleared prior to entering Sleep mode
- Some device features or peripherals can continue to operate. This includes items such as the input change notification on the I/O ports, or peripherals that use an external clock input.
- Any peripheral that requires the system clock source for its operation is disabled

The device wakes up from Sleep mode on any of the these events:

- · Any interrupt source that is individually enabled
- Any form of device Reset
- A WDT time-out

On wake-up from Sleep mode, the processor restarts with the same clock source that was active when Sleep mode was entered.

For optimal power savings, the internal regulator and the Flash regulator can be configured to go into Standby when Sleep mode is entered by clearing the VREGS (RCON<8>) and VREGSF (RCON<11>) bits (default configuration).

If the application requires a faster wake-up time, and can accept higher current requirements, the VREGS (RCON<8>) and VREGSF (RCON<11>) bits can be set to keep the internal regulator and the Flash regulator active during Sleep mode.

10.2.2 IDLE MODE

The following occur in Idle mode:

- · The CPU stops executing instructions
- · The WDT is automatically cleared
- The system clock source remains active. By default, all peripheral modules continue to operate normally from the system clock source, but can also be selectively disabled (see Section 10.4 "Peripheral Module Disable").
- If the WDT or FSCM is enabled, the LPRC also remains active.

The device wakes from Idle mode on any of these events:

- · Any interrupt that is individually enabled
- Any device Reset
- A WDT time-out

On wake-up from Idle mode, the clock is reapplied to the CPU and instruction execution will begin (2-4 clock cycles later), starting with the instruction following the PWRSAV instruction, or the first instruction in the ISR.

All peripherals also have the option to discontinue operation when Idle mode is entered to allow for increased power savings. This option is selectable in the control register of each peripheral. For example, the TSIDL bit in the Timer1 Control register (T1CON<13>).

10.2.3 INTERRUPTS COINCIDENT WITH POWER SAVE INSTRUCTIONS

Any interrupt that coincides with the execution of a PWRSAV instruction is held off until entry into Sleep or Idle mode has completed. The device then wakes up from Sleep or Idle mode.

10.3 Doze Mode

The preferred strategies for reducing power consumption are changing clock speed and invoking one of the power-saving modes. In some circumstances, this cannot be practical. For example, it may be necessary for an application to maintain uninterrupted synchronous communication, even while it is doing nothing else. Reducing system clock speed can introduce communication errors, while using a power-saving mode can stop communications completely.

Doze mode is a simple and effective alternative method to reduce power consumption while the device is still executing code. In this mode, the system clock continues to operate from the same source and at the same speed. Peripheral modules continue to be clocked at the same speed, while the CPU clock speed is reduced. Synchronization between the two clock domains is maintained, allowing the peripherals to access the SFRs while the CPU executes code at a slower rate.

Doze mode is enabled by setting the DOZEN bit (CLKDIV<11>). The ratio between peripheral and core clock speed is determined by the DOZE<2:0> bits (CLKDIV<14:12>). There are eight possible configurations, from 1:1 to 1:128, with 1:1 being the default setting.

Programs can use Doze mode to selectively reduce power consumption in event-driven applications. This allows clock-sensitive functions, such as synchronous communications, to continue without interruption while the CPU idles, waiting for something to invoke an interrupt routine. An automatic return to full-speed CPU operation on interrupts can be enabled by setting the ROI bit (CLKDIV<15>). By default, interrupt events have no effect on Doze mode operation.

For example, suppose the device is operating at 20 MIPS and the ECAN module has been configured for 500 kbps based on this device operating speed. If the device is placed in Doze mode with a clock frequency ratio of 1:4, the ECAN module continues to communicate at the required bit rate of 500 kbps, but the CPU now starts executing instructions at a frequency of 5 MIPS.

10.4 Peripheral Module Disable

The Peripheral Module Disable (PMD) registers provide a method to disable a peripheral module by stopping all clock sources supplied to that module. When a peripheral is disabled using the appropriate PMD control bit, the peripheral is in a minimum power consumption state. The control and status registers associated with the peripheral are also disabled, so writes to those registers do not have effect and read values are invalid.

A peripheral module is enabled only if both the associated bit in the PMD register is cleared and the peripheral is supported by the specific dsPIC[®] DSC variant. If the peripheral is present in the device, it is enabled in the PMD register by default.

10.5 Power-Saving Resources

Many useful resources are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.



10.5.1 KEY RESOURCES

- Section 9. "Watchdog Timer and Power-Saving Modes" (DS70615)
- Code Samples
- Application Notes
- Software Libraries
- Webinars
- All related dsPIC33E/PIC24E Family Reference Manuals Sections
- Development Tools

Note: If a PMD bit is set, the corresponding module is disabled after a delay of one instruction cycle. Similarly, if a PMD bit is cleared, the corresponding module is enabled after a delay of one instruction cycle (assuming the module control registers are already configured to enable module operation).

REGISTER	10-1: PMD1	I: PERIPHER		E DISABLE C		GISTER 1	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0
T5MD	T4MD	T3MD	T2MD	T1MD	QEI1MD ⁽¹⁾	PWMMD ⁽¹⁾	_
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0
I2C1MD	U2MD	U1MD	SPI2MD	SPI1MD	—	C1MD ⁽²⁾	AD1MD
bit 7							bit 0
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimplen	nented bit, read	d as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	own
bit 15	1 = Timer5 m	5 Module Disal odule is disable odule is enable	ed				
bit 14	1 = Timer4 m	4 Module Disal odule is disable odule is enable	ed				
bit 13							
bit 12	T2MD: Timer2 Module is disable bit 1 = Timer2 module is disabled 0 = Timer2 module is enabled						
bit 11	1 = Timer1 m	1 Module Disal odule is disable odule is enable	ed				
bit 10	1 = QEI1 mod	I1 Module Disa dule is disabled dule is enabled					
bit 9	1 = PWM mod	/M Module Disa dule is disabled dule is enabled	ł				
bit 8	Unimplemen	ted: Read as '	0'				
bit 7	1 = I2C1 mod	1 Module Disal lule is disabled lule is enabled	ble bit				
bit 6	1 = UART2 m	2 Module Disa odule is disabl	ed				
bit 5	1 = UART1 m	1 Module Disa odule is disabl odule is enable	ed				
bit 4	1 = SPI2 mod	2 Module Disal lule is disabled lule is enabled	ole bit				

Note 1: This bit is available on dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X devices only.

2: This bit is available on dsPIC33EPXXXGP50X and dsPIC33EPXXXMC50X devices only.

REGISTER 10-1: PMD1: PERIPHERAL MODULE DISABLE CONTROL REGISTER 1 (CONTINUED)

- bit 3 SPI1MD: SPI1 Module Disable bit 1 = SPI1 module is disabled
- 0 = SPI1 module is enabledbit 2 Unimplemented: Read as '0'
- bit 1 **C1MD:** ECAN1 Module Disable bit⁽²⁾
 - 1 = ECAN1 module is disabled
 - 0 = ECAN1 module is enabled
- bit 0 AD1MD: ADC1 Module Disable bit 1 = ADC1 module is disabled 0 = ADC1 module is enabled
- Note 1: This bit is available on dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X devices only.
 - 2: This bit is available on dsPIC33EPXXXGP50X and dsPIC33EPXXXMC50X devices only.

^{© 2011-2012} Microchip Technology Inc.

REGISTER	10-2: PMD2	2: PERIPHER	AL MODULE	DISABLE C	ONTROL RE	GISTER 2	
U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
_		—		IC4MD	IC3MD	IC2MD	IC1MD
bit 15							bit 8
				5444.0	D 444 A	D 444 A	
U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
 bit 7		—	_	OC4MD	OC3MD	OC2MD	OC1MD bit (
							DI
Legend:							
R = Readat	ole bit	W = Writable b	oit	U = Unimplen	nented bit, rea	d as '0'	
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
			,				
bit 15-12	-	ted: Read as '0					
bit 11	•	Capture 4 Mod					
		oture 4 module is oture 4 module is					
bit 10	• •	Capture 3 Mod					
		ture 3 module i					
		oture 3 module i					
bit 9		Capture 2 Mod					
	•	oture 2 module i					
		oture 2 module i					
bit 8	IC1MD: Input	Capture 1 Mod	ule Disable bit				
		oture 1 module is oture 1 module is					
bit 7-4	• •	ited: Read as '0					
bit 3	-	put Compare 4		e bit			
		ompare 4 modu					
		ompare 4 modu					
bit 2	OC3MD: Out	put Compare 3	Module Disable	e bit			
		ompare 3 modu ompare 3 modu					
bit 1		put Compare 2		e bit			
	1 = Output Co	ompare 2 modu	le is disabled				
h:1 0	-	ompare 2 modu		- L : L			
bit 0		put Compare 1		JIC			
		ompare 1 modu ompare 1 modu					

ADI E CONTROL DECIOT

REGISTER	(10-3: PIVID3	: PERIPHER		DISABLE C	UNIROL RE	GISTER 3		
U-0	U-0	U-0	U-0	U-0	R/W-0	U-0	U-0	
—	—		—	_	CMPMD	—	—	
bit 15	bit 15						bit 8	
R/W-0	U-0	U-0	U-0	U-0	U-0	R/W-0	U-0	
CRCMD						I2C2MD	—	
bit 7							bit 0	
r								
Legend:								
R = Readat	ole bit	W = Writable	bit	U = Unimplemented bit, read as '0'				
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown			nown	
bit 15-11	Unimplement	ted: Read as '	0'					
bit 10	CMPMD: Con	nparator Modu	le Disable bit					
		or module is d						
	0 = Comparat	or module is e	nabled					
bit 9-8	Unimplement	ted: Read as '	0'					
bit 7	CRCMD: CRO	C Module Disa	ble bit					
	1 = CRC module is disabled							
	0 = CRC mod	ule is enabled						
bit 6-2	Unimplement	ted: Read as '	0'					
bit 1	12C2MD: 12C2	2 Module Disal	ble bit					
	1 = I2C2 mod	ule is disabled						

REGISTER 10-3: PMD3: PERIPHERAL MODULE DISABLE CONTROL REGISTER 3

	0 = I2C2 module is enabled
bit 0	Unimplemented: Read as '0'

REGISTER 10-4: PMD4: PERIPHERAL MODULE DISABLE CONTROL REGISTER 4

					•••••		
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	—	—	—	—		—	—
bit 15	·	•		•			bit 8
U-0	U-0	U-0	U-0	R/W-0	R/W-0	U-0	U-0
—	—	—	—	REFOMD	CTMUMD	—	—
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-4	Unimplemented: Read as '0'
bit 3	REFOMD: Reference Clock Module Disable bit
	1 = Reference Clock module is disabled0 = Reference Clock module is enabled
bit 2	CTMUMD: CTMU Module Disable bit
	1 = CTMU module is disabled0 = CTMU module is enabled
bit 1-0	Unimplemented: Read as '0'

^{© 2011-2012} Microchip Technology Inc.

U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
	—	—	_	—	PWM3MD ⁽¹⁾	PWM2MD ⁽¹⁾	PWM1MD ⁽¹⁾
bit 15						·	bit 8
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_			<u> </u>	<u> </u>			
bit 7							bit 0
Legend:							
R = Readab	ole bit	W = Writable	bit	U = Unimplemented bit, read as '0'			
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown			nown
bit 15-11	Unimplement	ted: Read as '	0'				
bit 10	PWM3MD: P\	NM3 Module D	Disable bit ⁽¹⁾				
	1 = PWM3 mo	odule is disable	ed				
	0 = PWM3 mo	odule is enable	d				
bit 9	PWM2MD: P\	VM2 Module E)isable bit ⁽¹⁾				
	- · · · · · · · · ·	odule is disable					
		odule is enable					
bit 8	PWM1MD: P\	WM1 Module E	Disable bit ⁽¹⁾				
		odule is disable					
		odule is enable					
bit 7-0	Unimplement	ted: Read as '	0'				

REGISTER 10-5: PMD6: PERIPHERAL MODULE DISABLE CONTROL REGISTER 6

Note 1: This bit is available in dsPIC33EPXXXMC50X/20X and PIC24EPXXXMC20X devices only.

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—						
bit 15							bit 8
U-0	U-0	U-0	R/W-0	R/W-0	U-0	U-0	U-0
_	_	_	DMA0MD ⁽¹⁾ DMA1MD ⁽¹⁾ DMA2MD ⁽¹⁾ DMA3MD ⁽¹⁾	PTGMD	_	_	_
bit 7							bit (
<u> </u>							
Legend:	bla b:#		L:4	_	antad hit vaca	L == (0)	
R = Reada		W = Writable			ented bit, read		
-n = value	atpor	= Bit is set		"0" = Bit is clea	ared	x = Bit is unkr	IOWN
-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15-5 Unimplemented: Read as '0' DMA0MD: DMA0 Module Disable bit ⁽¹⁾ 1 bit 4 DMA0MD: DMA0 Module Disable bit ⁽¹⁾ 1 = DMA0 module is disabled 0 0 = DMA0 module is enabled DMA1MD: DMA1 Module Disable bit ⁽¹⁾ 1 = DMA1 module is disabled 0 = DMA1 module is disabled 0 = DMA1 module is disabled 0 = DMA1 module is disabled 0 = DMA2 module is disabled 0 = DMA2 Module Disable bit ⁽¹⁾ 1 = DMA2 module is disabled 0 = DMA2 module is disabled 0 = DMA2 module is disabled 0 = DMA3 module is disabled 0 = DMA3 module is disabled 0 = DMA3 module is disabled 0 = DMA3 module is disabled 0 = DMA3 module is disabled 0 = DMA3 module is disabled 0 = DMA3 module is disabled							
	0 = DMA0 mo DMA1MD : DM 1 = DMA1 mo 0 = DMA1 mo DMA2MD : DM 1 = DMA2 mo 0 = DMA2 mo DMA3MD : DM 1 = DMA3 mo 0 = DMA3 mo	dule is enable A1 Module Di dule is disable dule is enable A2 Module Di dule is disable dule is enable A3 Module Di dule is disable dule is enable	d sable bit ⁽¹⁾ d sable bit ⁽¹⁾ d sable bit ⁽¹⁾ d d				
bit 3	0 = DMA0 mo DMA1MD : DM 1 = DMA1 mo 0 = DMA1 mo DMA2MD : DM 1 = DMA2 mo 0 = DMA2 mo DMA3MD : DM 1 = DMA3 mo 0 = DMA3 mo	dule is enabled A1 Module Di dule is disable dule is enabled A2 Module Di dule is disable dule is enabled A3 Module Di dule is disabled dule is disabled	d sable bit ⁽¹⁾ d sable bit ⁽¹⁾ d sable bit ⁽¹⁾ d d				

REGISTER 10-6: PMD7: PERIPHERAL MODULE DISABLE CONTROL REGISTER 7

Note 1: This single bit enables and disables all four DMA channels.

© 2011-2012 Microchip Technology Inc.

NOTES:

11.0 I/O PORTS

- Note 1: This data sheet summarizes the features dsPIC33EPXXXGP50X, of the dsPIC33EPXXXMC20X/50X, and PIC24EPXXXGP/MC20X families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet. refer to Section 10. "I/O Ports" (DS70598) of the "dsPIC33E/PIC24E Family Reference Manual', which is available from the Microchip web site (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

Many of the device pins are shared among the peripherals and the parallel I/O ports. All I/O input ports feature Schmitt Trigger inputs for improved noise immunity.

11.1 Parallel I/O (PIO) Ports

Generally, a parallel I/O port that shares a pin with a peripheral is subservient to the peripheral. The peripheral's output buffer data and control signals are provided to a pair of multiplexers. The multiplexers select whether the peripheral or the associated port has ownership of the output data and control signals of the I/O pin. The logic also prevents "loop through," in which a port's digital output can drive the input of a peripheral that shares the same pin. Figure 11-1 illustrates how ports are shared with other peripherals and the associated I/O pin to which they are connected.


When a peripheral is enabled and the peripheral is actively driving an associated pin, the use of the pin as a general purpose output pin is disabled. The I/O pin can be read, but the output driver for the parallel port bit is disabled. If a peripheral is enabled, but the peripheral is not actively driving a pin, that pin can be driven by a port.

All port pins have eight registers directly associated with their operation as digital I/O. The data direction register (TRISx) determines whether the pin is an input or an output. If the data direction bit is a '1', then the pin is an input. All port pins are defined as inputs after a Reset. Reads from the latch (LATx) read the latch. Writes to the latch write the latch. Reads from the port (PORTx) read the port pins, while writes to the port pins write the latch.

Any bit and its associated data and control registers that are not valid for a particular device is disabled. This means the corresponding LATx and TRISx registers and the port pin are read as zeros.

When a pin is shared with another peripheral or function that is defined as an input only, it is nevertheless regarded as a dedicated port because there is no other competing source of outputs.





© 2011-2012 Microchip Technology Inc.

11.1.1 OPEN-DRAIN CONFIGURATION

In addition to the PORT, LAT and TRIS registers for data control, port pins can also be individually configured for either digital or open-drain output. This is controlled by the Open-Drain Control register, ODCx, associated with each port. Setting any of the bits configures the corresponding pin to act as an open-drain output.

The open-drain feature allows the generation of outputs other than VDD by using external pull-up resistors. The maximum open-drain voltage allowed on any pin is the same as the maximum VIH specification for that particular pin.

See the **"Pin Diagrams"** section for the available 5V-tolerant pins and Table 30-10 for the maximum VIH specification for each pin.

11.2 Configuring Analog and Digital Port Pins

The ANSELx register controls the operation of the analog port pins. The port pins that are to function as analog inputs or outputs must have their corresponding ANSEL and TRIS bits set. In order to use port pins for I/O functionality with digital modules, such as Timers, UARTs, etc., the corresponding ANSELx bit must be cleared.

The ANSELx register has a default value of 0xFFFF; therefore, all pins that share analog functions are analog (not digital) by default.

Pins with analog functions affected by the ANSELx registers are listed with a buffer type of Analog in the Pinout I/O Descriptions (see Table 1-1).

If the TRIS bit is cleared (output) while the ANSELx bit is set, the digital output level (VOH or VOL) is converted by an analog peripheral, such as the ADC module or Comparator module.

When the PORT register is read, all pins configured as analog input channels are read as cleared (a low level).

Pins configured as digital inputs do not convert an analog input. Analog levels on any pin defined as a digital input (including the ANx pins) can cause the input buffer to consume current that exceeds the device specifications.

11.2.1 I/O PORT WRITE/READ TIMING

One instruction cycle is required between a port direction change or port write operation and a read operation of the same port. Typically this instruction would be an NOP, as shown in Example 11-1.

11.3 Input Change Notification

The input change notification function of the I/O ports allows devices to generate interrupt requests to the processor in response to a change-of-state on selected input pins. This feature can detect input change-ofstates even in Sleep mode, when the clocks are disabled. Every I/O port pin can be selected (enabled) for generating an interrupt request on a change-ofstate.

Three control registers are associated with the CN functionality of each I/O port. The CNENx registers contain the CN interrupt enable control bits for each of the input pins. Setting any of these bits enables a CN interrupt for the corresponding pins.

Each I/O pin also has a weak pull-up and a weak pull-down connected to it. The pull-ups and pulldowns act as a current source or sink source connected to the pin, and eliminate the need for external resistors when push-button or keypad devices are connected. The pull-ups and pull-downs are enabled separately using the CNPUx and the CNPDx registers, which contain the control bits for each of the pins. Setting any of the control bits enables the weak pull-ups and/or pull-downs for the corresponding pins.

Note: Pull-ups and pull-downs on change notification pins should always be disabled when the port pin is configured as a digital output.

EXAMPLE 11-1: PORT WRITE/READ EXAMPLE

MOV	0xFF00, WO	; Configure PORTB<15:8>
		; as inputs
MOV	W0, TRISB	; and PORTB<7:0>
		; as outputs
NOP		; Delay 1 cycle
BTSS	PORTB, #13	; Next Instruction

11.4 Peripheral Pin Select

A major challenge in general purpose devices is providing the largest possible set of peripheral features while minimizing the conflict of features on I/O pins. The challenge is even greater on low pin-count devices. In an application where more than one peripheral needs to be assigned to a single pin, inconvenient workarounds in application code or a complete redesign may be the only option.

Peripheral pin select configuration provides an alternative to these choices by enabling peripheral set selection and their placement on a wide range of I/O pins. By increasing the pinout options available on a particular device, users can better tailor the device to their entire application, rather than trimming the application to fit the device.

The peripheral pin select configuration feature operates over a fixed subset of digital I/O pins. Users may independently map the input and/or output of most digital peripherals to any one of these I/O pins. Hardware safeguards are included that prevent accidental or spurious changes to the peripheral mapping once it has been established.

11.4.1 AVAILABLE PINS

The number of available pins is dependent on the particular device and its pin count. Pins that support the Peripheral Pin Select feature include the designation, "RPn" or "RPIn", in their full pin designation, where "n" is the remappable pin number. "RP" is used to designate pins that support both remappable input and output functions, while "RPI" indicates pins that support remappable input functions only.

11.4.2 AVAILABLE PERIPHERALS

The peripherals managed by the peripheral pin select are all digital-only peripherals. These include general serial communications (UART and SPI), general purpose timer clock inputs, timer-related peripherals (input capture and output compare) and interrupt-on-change inputs.

In comparison, some digital-only peripheral modules are never included in the peripheral pin select feature. This is because the peripheral's function requires special I/O circuitry on a specific port and cannot be easily connected to multiple pins. These modules include I²C and the PWM. A similar requirement excludes all modules with analog inputs, such as the A/D converter.

A key difference between remappable and non-remappable peripherals is that remappable peripherals are not associated with a default I/O pin. The peripheral must always be assigned to a specific I/O pin before it can be used. In contrast, non-remappable peripherals are always available on a default pin, assuming that the peripheral is active and not conflicting with another peripheral. When a remappable peripheral is active on a given I/O pin, it takes priority over all other digital I/O and digital communication peripherals associated with the pin. Priority is given regardless of the type of peripheral that is mapped. Remappable peripherals never take priority over any analog functions associated with the pin.

11.4.3 CONTROLLING PERIPHERAL PIN SELECT


Peripheral pin select features are controlled through two sets of SFRs: one to map peripheral inputs, and one to map outputs. Because they are separately controlled, a particular peripheral's input and output (if the peripheral has both) can be placed on any selectable function pin without constraint.


The association of a peripheral to a peripheral-selectable pin is handled in two different ways, depending on whether an input or output is being mapped.

11.4.4 INPUT MAPPING

The inputs of the peripheral pin select options are mapped on the basis of the peripheral. That is, a control register associated with a peripheral dictates the pin it will be mapped to. The RPINRx registers are used to configure peripheral input mapping (see Register 11-1 through Register 11-17). Each register contains sets of 7-bit fields, with each set associated with one of the remappable peripherals. Programming a given peripheral's bit field with an appropriate 7-bit value maps the RPn pin with the corresponding value to that peripheral. For any given device, the valid range of values for any bit field corresponds to the maximum number of peripheral pin selections supported by the device.

For example, Figure 11-2 illustrates remappable pin selection for the U1RX input.





11.4.4.1 Virtual Connections

dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X, and PIC24EPXXXGP/MC20X devices support virtual (internal) connections to the output of the Op amp/ Comparator module (see Figure 25-1 in Section 25.0 "Op amp/Comparator Module") and the PTG module (see Section 24.0 "Peripheral Trigger Generator (PTG) Module").

In addition, dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X devices support virtual connections to the filtered QEI module inputs FINDX1, FHOME1, FINDX2 and FHOME2 (see Figure 17-1 in Section 17.0 "Quadrature Encoder Interface (QEI) Module (dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X Devices Only)". Virtual connections provide a simple way of interperipheral connection without utilizing a physical pin. For example, by setting the FLT1R<6:0> bits of the RPINR12 register to the value of `b0000001, the output of the Analog Comparator C1OUT will be connected to the PWM Fault 1 input, which allows the Analog Comparator to trigger PWM faults without the use of an actual physical pin on the device.

Virtual connection to the QEI module allows peripherals to be connected to the QEI digital filter input. To utilize this filter, the QEI module must be enabled, and its inputs must be connected to a physical RPn pin. Example 11-2 illustrates how the input capture module can be connected to the QEI digital filter.

EXAMPLE 11-2: CONNECTING IC1 TO THE HOME1 QEI1 DIGITAL FILTER INPUT ON PIN 43 OF THE dsPIC33EPXXXMC206 DEVICE

RPINR15 = 0x2500;	/* Connect the QEI1 HOME1 input to RP37 (pin 43) */
RPINR7 = 0x009;	/* Connect the IC1 input to the digital filter on the FHOME1 input */
QEI1IOC = 0x4000;	/* Enable the QEI digital filter */
QEI1CON = 0x8000;	/* Enable the QEI module */

IABLE 11-1: SELECTABLE IN	PUT SOURCES (MAPS	INPUT TO FUNCTION)
Input Name ⁽¹⁾	Function Name	Register	Configuration Bits
External Interrupt 1	INT1	RPINR0	INT1R<6:0>
External Interrupt 2	INT2	RPINR1	INT2R<6:0>
Timer2 External Clock	T2CK	RPINR3	T2CKR<6:0>
Input Capture 1	IC1	RPINR7	IC1R<6:0>
Input Capture 2	IC2	RPINR7	IC2R<6:0>
Input Capture 3	IC3	RPINR8	IC3R<6:0>
Input Capture 4	IC4	RPINR8	IC4R<6:0>
Output Compare Fault A	OCFA	RPINR11	OCFAR<6:0>
PWM Fault 1 ⁽³⁾	FLT1	RPINR12	FLT1R<6:0>
PWM Fault 2 ⁽³⁾	FLT2	RPINR12	FLT2R<6:0>
QEI1 Phase A ⁽³⁾	QEA1	RPINR14	QEA1R<6:0>
QEI1 Phase B ⁽³⁾	QEB1	RPINR14	QEB1R<6:0>
QEI1 Index ⁽³⁾	INDX1	RPINR15	INDX1R<6:0>
QEI1 Home ⁽³⁾	HOME1	RPINR15	HOM1R<6:0>
UART1 Receive	U1RX	RPINR18	U1RXR<6:0>
UART2 Receive	U2RX	RPINR19	U2RXR<6:0>
SPI2 Data Input	SDI2	RPINR22	SDI2R<6:0>
SPI2 Clock Input	SCK2	RPINR22	SCK2R<6:0>
SPI2 Slave Select	SS2	RPINR23	SS2R<6:0>
CAN1 Receive ⁽²⁾	C1RX	RPINR26	C1RXR<6:0>
PWM Synch Input 1 ⁽³⁾	SYNCI1	RPINR37	SYNCI1R<6:0>
PWM Dead Time Compensation 1 ⁽³⁾	DTCMP1	RPINR38	DTCMP1R<6:0>
PWM Dead Time Compensation 2 ⁽³⁾	DTCMP2	RPINR39	DTCMP2R<6:0>
PWM Dead Time Compensation 3 ⁽³⁾	DTCMP3	RPINR39	DTCMP3R<6:0>
Note 1. Unloss otherwise noted all		and be offered	

TABLE 11-1: SELECTABLE INPUT SOURCES (MAPS INPUT TO FUNCTION)

Note 1: Unless otherwise noted, all inputs use the Schmitt input buffers.

2: This input source is available on dsPIC33EPXXXGP/MC50X devices only.

3: This input source is available on dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X devices only.

Peripheral Pin Select Input Register Value		Pin Assignment	Peripheral Pin Select Input Register Value	Input/ Output	Pin Assignment	
000 0000	I	Vss	010 1101	I	RPI45	
000 0001	I	C10UT ⁽¹⁾	010 1110	I	RPI46	
000 0010	I	C2OUT ⁽¹⁾	010 1111	I	RPI47	
000 0011	I	C3OUT ⁽¹⁾	011 0000	—	—	
000 0100	I	C4OUT ⁽¹⁾	011 0001	—	—	
000 0101	—	_	011 0010	—	—	
000 0110	I	PTGO30 ⁽¹⁾	011 0011	I	RPI51	
000 0111	I	PTGO31 ⁽¹⁾	011 0100	Ι	RPI52	
000 1000	I	FINDX1 ^(1,2)	011 0101	I	RPI53	
000 1001	I	FHOME1 ^(1,2)	011 0110	I/O	RP54	
000 1010	—	—	011 0111	I/O	RP55	
000 1011	—		011 1000	I/O	RP56	
000 1100	—		011 1001	I/O	RP57	
000 1101	—		011 1010	Ι	RPI58	
000 1110	—		011 1011	—		
000 1111	—	_	011 1100	—	—	
001 0000	—	—	011 1101	—	—	
001 0001	—	—	011 1110	—	—	
001 0010	—	—	011 1111	—	—	
001 0011	—	—	100 0000	—	_	
001 0100	I/O	RP20	100 0001	—	—	
001 0101	—	—	100 0010	—	—	
001 0110	—	—	100 0011	—	_	
001 0111	—	—	100 0100	—	_	
001 1000		RPI24	100 0101	—		
001 1001	I	RPI25	100 0110		_	
001 1010	—		100 0111		_	
001 1011	I	RPI27	100 1000		_	
001 1100	I	RPI28	100 1001	—		
001 1101	—		100 1010	—		
001 1110	—		100 1011			
001 1111	—		100 1100	—		
010 0000	1	RPI32	100 1101	_	_	
010 0001	I	RPI33	100 1110	—		
010 0010	I	RPI34	100 1111			
010 0011	I/O	RP35	101 0000	_	_	
010 0100	I/O	RP36	101 0001	_	_	
010 0101	I/O	RP37	101 0010	_	_	
010 0110	I/O	RP38	101 0011		_	
010 0111	I/O	RP39	101 0100	_	_	
010 1000	I/O	RP40	101 0101	_	_	
010 1001	I/O	RP41	101 0110	_	_	
010 1010	I/O	RP42	101 0111	_	_	
010 1011	I/O	RP43	101 1000	1		

TABLE 11-2: INPUT PIN SELECTION FOR SELECTABLE INPUT SOURCES

Legend: Shaded rows indicate PPS input register values that are unimplemented.

Note 1: See Section 11.4.4.1 "Virtual Connections" for more information on selecting this pin assignment.

2: These inputs are available on dsPIC33EPXXXGP/MC50X devices only.

© 2011-2012 Microchip Technology Inc.

Peripheral Pin Select Input Register Value	Input/ Output			Pin Assignment Select In		Peripheral Pin Select Input Register Value	Input/ Output	Pin Assignment	
010 1100		RPI44		101 1001	—	_			
101 1010	—	—		110 1101	—	_			
101 1011	—	—		110 1110	—	—			
101 1100	—	—		110 1111	—	—			
101 1101	—	—		111 0000	—	—			
101 1110	I	RPI94		111 0001	_				
101 1111	I	RPI95		111 0010	—				
110 0000		RPI96		111 0011	_	_			
110 0001	I/O	RP97		111 0100					
110 0010	_	_		111 0101	_	_			
110 0011	—	—		111 0110	I/O	RP118			
110 0100	—	—		111 0111	I	RPI119			
110 0101	—	_		111 1000	I/O	RP120			
110 0110	—	—		111 1001	I	RPI121			
110 0111	—	—		111 1010					
110 1000	—	—		111 1011	—				
110 1001	—	—		111 1100	—	—			
110 1010	—	—		111 1101	—	—			
110 1011	—	—		111 1110	—	_			
110 1100	—	_		111 1111	—	_			

TABLE 11-2: INPUT PIN SELECTION FOR SELECTABLE INPUT SOURCES (CONTINUED)

Legend: Shaded rows indicate PPS input register values that are unimplemented.

Note 1: See Section 11.4.4.1 "Virtual Connections" for more information on selecting this pin assignment.


2: These inputs are available on dsPIC33EPXXXGP/MC50X devices only.

11.4.4.2 Output Mapping

In contrast to inputs, the outputs of the peripheral pin select options are mapped on the basis of the pin. In this case, a control register associated with a particular pin dictates the peripheral output to be mapped. The RPORx registers are used to control output mapping. Like the RPINRx registers, each register contains sets of 6 bit fields, with each set associated with one RPn pin (see Register 11-18 through Register 11-27). The value of the bit field corresponds to one of the peripherals, and that peripheral's output is mapped to the pin (see Table 11-3 and Figure 11-3).

A null output is associated with the output register reset value of '0'. This is done to ensure that remappable outputs remain disconnected from all output pins by default.

FIGURE 11-3: MULTIPLEXING REMAPPABLE OUTPUT FOR RPn



11.4.4.3 Mapping Limitations

The control schema of the peripheral select pins is not limited to a small range of fixed peripheral configurations. There are no mutual or hardware-enforced lockouts between any of the peripheral mapping SFRs. Literally any combination of peripheral mappings across any or all of the RPn pins is possible. This includes both many-to-one and one-to-many mappings of peripheral inputs and outputs to pins. While such mappings may be technically possible from a configuration point of view, they may not be supportable from an electrical point of view.

TABLE 11-3: OUTPUT SELECTION FOR REMAPPABLE PINS (RPn)

Function	RPnR<5:0>	Output Name		
DEFAULT PORT	000000	RPn tied to default pin		
U1TX	000001	RPn tied to UART1 transmit		
U2TX	000011	RPn tied to UART2 transmit		
SDO2	001000	RPn tied to SPI2 data output		
SCK2	001001	RPn tied to SPI2 clock output		
SS2	001010	RPn tied to SPI2 slave select		
C1TX ⁽²⁾	001110	RPn tied to CAN1 transmit		
OC1	010000	RPn tied to Output Compare 1 output		
OC2	010001	RPn tied to Output Compare 2 output		
OC3	010010	RPn tied to Output Compare 3 output		
OC4	010011	RPn tied to Output Compare 4 output		
C1OUT	011000	RPn tied to Comparator Output 1		
C2OUT	011001	RPn tied to Comparator Output 2		
C3OUT	011010	RPn tied to Comparator Output 3		
SYNCO1 ⁽¹⁾	101101	RPn tied to PWM primary time base sync output		
QEI1CCMP ⁽¹⁾	101111	RPn tied to QEI 1 counter comparator output		
REFCLKO	110001	RPn tied to Reference Clock output		
C4OUT	110010	RPn tied to Comparator Output 4		

Note 1: This function is available in dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X devices only.

2: This function is available in dsPIC33EPXXXGP/MC50X devices only.

^{© 2011-2012} Microchip Technology Inc.

11.5 I/O Helpful Tips

- In some cases, certain pins as defined in Table 30-10 under "Injection Current", have internal protection diodes to VDD and Vss. The term "Injection Current" is also referred to as "Clamp Current". On designated pins, with sufficient external current limiting precautions by the user, I/O pin input voltages are allowed to be greater or less than the data sheet absolute maximum ratings with respect to the Vss and VDD supplies. Note that when the user application forward biases either of the high or low side internal input clamp diodes, that the resulting current being injected into the device that is clamped internally by the VDD and Vss power rails, may affect the ADC accuracy by four to six counts.
- 2. I/O pins that are shared with any analog input pin, (i.e., ANx), are always analog pins by default after any reset. Consequently, configuring a pin as an analog input pin, automatically disables the digital input pin buffer and any attempt to read the digital input level by reading PORTx or LATx will always return a '0' regardless of the digital logic level on the pin. To use a pin as a digital I/O pin on a shared ANx pin, the user application needs to configure the analog pin configuration registers in the I/O Ports module, (i.e., ANSELx), by setting the appropriate bit that corresponds to that I/O port pin to a '0'.
- **Note:** Although it is not possible to use a digital input pin when its analog function is enabled, it is possible to use the digital I/O output function, TRISx = 0x0, while the analog function is also enabled. However, this is not recommended, particularly if the analog input is connected to an external analog voltage source, which would create signal contention between the analog signal and the output pin driver.
- 3. Most I/O pins have multiple functions. Referring to the device pin diagrams in the data sheet, the priorities of the functions allocated to any pins are indicated by reading the pin name from left-toright. The left most function name takes precedence over any function to its right in the naming convention. For example: AN16/T2CK/T7CK/RC1. This indicates that AN16 is the highest priority in this example and will supersede all other functions to its right in the list. Those other functions to its right, even if enabled, would not work as long as any other function to its left was enabled. This rule applies to all of the functions listed for a given pin.
- 4. Each pin has an internal weak pull-up resistor and pull-down resistor that can be configured using the CNPUx and CNPDx registers, respectively. These resistors eliminate the need for external resistors in certain applications. The internal pull-up is up to ~(VDD-0.8), not VDD. This value is still above the minimum VIH of CMOS and TTL devices.

5. When driving LEDs directly, the I/O pin can source or sink more current than what is specified in the VOH/IOH and VOL/IOL DC characteristic specification. The respective IOH and IOL current rating only applies to maintaining the corresponding output at or above the VOH and at or below the VOL levels. However, for LEDs unlike digital inputs of an externally connected device, they are not governed by the same minimum VIH/VIL levels. An I/O pin output can safely sink or source any current less than that listed in the absolute maximum rating section of the data sheet. For example:

VOH = 2.4v @ IOH = -8 mA and VDD = 3.3V

The maximum output current sourced by any 8 mA I/O pin = 12 mA.

LED source current < 12 mA is technically permitted. Refer to the VOH/IOH graphs in **Section 30.0 "Electrical Characteristics**" for additional information.

- 6. The Peripheral Pin Select (PPS) pin mapping rules are as follows:
 - a) Only one "output" function can be active on a given pin at any time regardless if it is a dedicated or remappable function (one pin, one output).
 - b) It is possible to assign a "remappable output" function to multiple pins and externally short or tie them together for increased current drive.
 - c) If any "dedicated output" function is enabled on a pin it will take precedence over any remappable "output" function.
 - d) If any "dedicated digital", (input or output), function is enabled on a pin, any number of "input" remappable functions can be mapped to the same pin.
 - e) If any "dedicated analog" function(s) are enabled on a given pin, "digital input(s)" of any kind will all be disabled, although a single "digital output" at the user cautionary discretion can be enabled and active as long as there is no signal contention with an external analog input signal. For example it is possible for the ADC to convert the digital output logic level or to toggle a digital output on a comparator or ADC input provided there is no external analog input like for a built-in self test.
 - f) Any number of "input" remappable functions can be mapped to the same pin(s) at the same time, including to any pin with single output from either a dedicated or remappable "output".

- g) The TRIS registers control only the digital I/O output buffer. Any other dedicated or remappable active "output" will automatically override the TRIS setting. The TRIS register does not control the digital logic "input" buffer. Remappable digital "inputs" do not automatically override TRIS settings which means that the TRIS bit must be set to input for pins with only remappable input function(s) assigned
- h) All analog pins are enabled by default after any reset and the corresponding digital input buffer on the pin is disabled. Only the Analog pin select registers control the digital input buffer, *not* the TRIS register. The user must disable the analog function on a pin using the analog pin select registers in order to use any "digital input(s)" on a corresponding pin, no exceptions.

11.6 I/O Ports Resources

Many useful resources are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note:	In the event you are not able to access the product page using the link above, enter this URL in your browser: http://www.microchip.com/wwwproducts/
	Devices.aspx?dDocName=en555464

11.6.1 KEY RESOURCES

- Section 2. "I/O Ports" (DS70598)
- Code Samples
- Application Notes
- Software Libraries
- Webinars
- All related dsPIC33E/PIC24E Family Reference Manuals Sections
- Development Tools

^{© 2011-2012} Microchip Technology Inc.

11.7 Peripheral Pin Select Registers

REGISTER 11-1: RPINR0: PERIPHERAL PIN SELECT INPUT REGISTER 0

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
_				INT1R<6:0>				
bit 15							bit 8	
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
	_	_	_	_		_	—	
bit 7							bit 0	
Legend:								
R = Readabl	Readable bit W = Writable bit U = Unimplemented bit, read as '0'							
-n = Value at POR '1' = Bit is set				'0' = Bit is cleared x = Bit is u			nown	
bit 15	Unimpleme	nted: Read as '	0'					
bit 14-8		INT1R<6:0>: Assign External Interrupt 1 (INT1) to the Corresponding RPn Pin bits (see Table 11-2 for input pin selection numbers)						

1111001 = Input tied to RPI121

• • 0000001 = Input tied to CMP1 0000000 = Input tied to Vss

bit 7-0 Unimplemented: Read as '0'

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	_	—	_	—	—		—
bit 15		-			•		bit 8
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—		INT2R<6:0>					
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'	
-n = Value at F	Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknow				nown		

REGISTER 11-2: RPINR1: PERIPHERAL PIN SELECT INPUT REGISTER 1

bit 15-7 Unimplemented: Read as '0'

bit 6-0 INT2R<6:0>: Assign External Interrupt 2 (INT2) to the Corresponding RPn Pin bits (see Table 11-2 for input pin selection numbers) 1111001 = Input tied to RPI121

> . 0000001 = Input tied to CMP1 0000000 = Input tied to Vss

^{© 2011-2012} Microchip Technology Inc.

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
_	—	—	—	—	—	—	_	
bit 15							bit 8	
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
<u> </u>	10,00-0	1000-0	1000-0	T2CKR<6:0>		10.00-0	1000-0	
bit 7							bit 0	
Legend:								
R = Readab	le bit	W = Writable	bit	U = Unimplemented bit, read as '0'				
-n = Value a	It POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown		
bit 15-7	-	nted: Read as '						

REGISTER 11-3: RPINR3: PERIPHERAL PIN SELECT INPUT REGISTER 3

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
				IC2R<6:0>							
oit 15	·						bit 8				
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
—				IC1R<6:0>							
bit 7							bit C				
Legend:											
R = Readable bit W = Writable bit		U = Unimplemented bit, read as '0'									
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown					
bit 15	Unimpleme	nted: Read as '	0'								
bit 14-8		Assign Input Ca 1-2 for input pin			onding RPn P	in bits					
	1111001 = 	nput tied to RPI	121								
	•										
	0000001 =	0000001 = Input tied to CMP1									
	0000000 = 	nput tied to Vss	;								
bit 7	Unimpleme	nted: Read as '	0'								
bit 6-0		IC1R<6:0>: Assign Input Capture 1 (IC1) to the Corresponding RPn Pin bits									
	-	(see Table 11-2 for input pin selection numbers) 1111001 = Input tied to RPI121									
	•										
	0000001 = I	nput tied to CM	P1								
		nput tied to Vss									
		•									

REGISTER 11-4: RPINR7: PERIPHERAL PIN SELECT INPUT REGISTER 7

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
				IC4R<6:0>				
bit 15							bit 8	
U-0	DAM 0	DAMO	DAMO	R/W-0		DAMO		
0-0	R/W-0	R/W-0	R/W-0	IC3R<6:0>	R/W-0	R/W-0	R/W-0	
 bit 7				1031(<0.02			bit 0	
Legend:								
R = Readable bit W = Writable bit				U = Unimplemented bit, read as '0'				
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown		
	0000001 = H	nput tied to RPI	P1					
bit 7		nput tied to Vss nted: Read as 'o						
bit 6-0	-	Assign Input Ca		to the Correspo	onding RPn P	n bits		

REGISTER 11-5: RPINR8: PERIPHERAL PIN SELECT INPUT REGISTER 8

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
00	00	00	00		00	00	00
—	—	—	—		—	—	—
bit 15							bit 8
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—				OCFAR<6:02	>		
bit 7							bit 0
.							

REGISTER 11-6: RPINR11: PERIPHERAL PIN SELECT INPUT REGISTER 11

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	t, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-7 Unimplemented: Read as '0'

bit 6-0 OCFAR<6:0>: Assign Output Compare Fault A (OCFA) to the Corresponding RPn Pin bits (see Table 11-2 for input pin selection numbers) 1111001 = Input tied to RPI121

> . 0000001 = Input tied to CMP1 0000000 = Input tied to Vss

^{© 2011-2012} Microchip Technology Inc.

REGISTER 11-7: RPINR12: PERIPHERAL PIN SELECT INPUT REGISTER 12 (dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X DEVICES ONLY)

	•	R/W-0 W = Writable t '1' = Bit is set		FLT2R<6:0> R/W-0 FLT1R<6:0> U = Unimplen '0' = Bit is clea	R/W-0		bit 8 R/W-0 bit 0		
U-0 R bit 7 Legend: R = Readable bit -n = Value at POR bit 15 Unin bit 14-8 FLT2 (see 1111 0000 0000 bit 7 Unin bit 6-0 FLT1	mplemen	W = Writable t '1' = Bit is set	bit	FLT1R<6:0> U = Unimplen	nented bit, rea	ad as '0'	R/W-0 bit (
	mplemen	W = Writable t '1' = Bit is set	bit	FLT1R<6:0> U = Unimplen	nented bit, rea	ad as '0'	bit (
	mplemen	W = Writable t '1' = Bit is set	bit	FLT1R<6:0> U = Unimplen	nented bit, rea	ad as '0'	bit (
bit 15 Unin bit 14-8 FLT2 (see 1111 • • • • 0000 0000 bit 7 Unin bit 6-0 FLT1	•	'1' = Bit is set		U = Unimplen					
Legend: R = Readable bit -n = Value at POR bit 15 Unin bit 14-8 FLT2 (see 1111 0000 0000 bit 7 Unin bit 6-0 FLT1	•	'1' = Bit is set							
R = Readable bit -n = Value at POR bit 15 Unin bit 14-8 FLT2 (see 1111	•	'1' = Bit is set					nown		
R = Readable bit -n = Value at POR bit 15 Unin bit 14-8 FLT2 (see 1111	•	'1' = Bit is set					nown		
-n = Value at POR bit 15 Unin bit 14-8 FLT2 (see 1111 - - 0000 0000 0000 bit 7 Unin bit 6-0 FLT1	•	'1' = Bit is set					nown		
bit 15 Unin bit 14-8 FLT2 (see 1111 • • • • 0000 0000 bit 7 Unin bit 6-0 FLT1	•			ʻ0' = Bit is clea	ared	x = Bit is unkr	nown		
bit 14-8 FLT2 (see 1111 • • • • • • • • • • • • • • • •	•	nted: Read as 'o				x = Bit is unknown			
0000 bit 7 Unin bit 6-0 FLT1	1001 - 11	nput tied to RPI	121						
0000 bit 7 Unin bit 6-0 FLT1									
bit 7 Unin bit 6-0 FLT1		nput tied to CMF							
bit 6-0 FLT1		nput tied to Vss							
	-	nted: Read as '0							
	FLT1R<6:0>: Assign PWM Fault 1 (FLT1) to the Corresponding RPn Pin bits (see Table 11-2 for input pin selection numbers)								
	1001 – II	nput tied to RPI	121						
0000 0000									

REGISTER 11-8: RPINR14: PERIPHERAL PIN SELECT INPUT REGISTER 14 (dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X DEVICES ONLY)

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
0-0	N/VV-0	N/W-0	F\/ VV-U	QEB1R<6:0>	-	N/W-0	N/W-0				
				QEDIR-0.02			hit 0				
bit 15							bit 8				
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
—				QEA1R<6:0>							
bit 7	·						bit 0				
Legend:											
R = Readable bit W = Writable bit				U = Unimplemented bit, read as '0'							
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown					
	1111001 =	1-2 for input pin Input tied to RPI Input tied to CM	121	nbers)							
	0000000 =	0000000 = Input tied to Vss									
bit 7	Unimpleme	nted: Read as '	0'								
bit 6-0	(see Table 1 1111001 =	: Assign A (QE 1-2 for input pin Input tied to RPI Input tied to CM Input tied to Vss	selection nun 121 P1		n Pin bits						

^{© 2011-2012} Microchip Technology Inc.

REGISTER 11-9: RPINR15: PERIPHERAL PIN SELECT INPUT REGISTER 15 (dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X DEVICES ONLY)

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
_				HOME1R<6:0	>						
bit 15							bit 8				
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
_				INDX1R<6:0	>						
bit 7							bit (
<u> </u>											
Legend:R = Readable bitW = Writable bitU = Unimplemented bit, read as '0'											
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unkr	nown				
		Input tied to RPI									
		0000001 = Input tied to CMP1 0000000 = Input tied to Vss									
bit 7	Unimpleme	nted: Read as '	0'								
bit 6-0	(see Table 1	D>: Assign QEI1 1-2 for input pin Input tied to RPI	selection nur	,	responding R	Pn Pin bits					
		Input tied to CM Input tied to Vss									

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
—	—	—	—	-	—	—	—	
bit 15							bit 8	
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
—	U1RXR<6:0>							
bit 7							bit 0	
Logond								

REGISTER 11-10: RPINR18: PERIPHERAL PIN SELECT INPUT REGISTER 18

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	t, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-7 Unimplemented: Read as '0'

bit 6-0 U1RXR<6:0>: Assign UART1 Receive (U1RX) to the Corresponding RPn Pin bits (see Table 11-2 for input pin selection numbers) 1111001 = Input tied to RPI121

> . 0000001 = Input tied to CMP1 0000000 = Input tied to Vss

^{© 2011-2012} Microchip Technology Inc.

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
_	—	—	_	—	—	—	_		
bit 15	·			·			bit 8		
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
_		U2RXR<6:0>							
bit 7							bit 0		
Legend:									
R = Readat	ole bit	W = Writable	bit	U = Unimpler	nented bit, read	as '0'			
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown			
bit 15-7	Unimplemen	ted: Read as '	0'						
bit 6-0		: Assign UART -2 for input pin	•	,	rresponding RP	n Pin bits			
		nput tied to RPI		,					

REGISTER 11-11: RPINR19: PERIPHERAL PIN SELECT INPUT REGISTER 19

0000001 = Input tied to CMP1 0000000 = Input tied to Vss

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
				SCK2<6:0>					
oit 15	·						bit 8		
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
—				SDI2<6:0>					
pit 7							bit C		
Legend:									
R = Readable	e bit	W = Writable b	oit	U = Unimplem	nented bit, rea	id as '0'			
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown			
bit 15	Unimplemen	ted: Read as '0)'						
bit 14-8		Assign SPI2 Clo -2 for input pin :			esponding RF	Pn Pin bits			
	1111001 = I r	nput tied to RPI	121						
	•								
	0000001 = lr	nput tied to CMF	P1						
		nput tied to Vss							
bit 7	Unimplemen	ted: Read as '0)'						
bit 6-0 SDI2<6:0>: Assign SPI2 Data Input (SDI2) to the Corresponding RPn Pin bits						Pin bits			
	(see Table 11-2 for input pin selection numbers) 1111001 = Input tied to RPI121								
			121						
			121	·					
			121	,					
	1111001 = Ir								

REGISTER 11-12: RPINR22: PERIPHERAL PIN SELECT INPUT REGISTER 22

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
_	—	—	-	_	—	—	_		
bit 15							bit 8		
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
_	SS2<6:0>								
bit 7 bit									
Legend:									
R = Readable	R = Readable bit W = Writable bit			U = Unimplemented bit, read as '0'					
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown			iown		
bit 15	Unimplemen	ted: Read as 'o	י'						
bit 6-0		sign SPI2 Slav -2 for input pin		,	sponding RPn P	'in bits			
	1111001 = Input tied to RPI121								
	•								
	•								
		put tied to CMI put tied to Vss							

REGISTER 11-13: RPINR23: PERIPHERAL PIN SELECT INPUT REGISTER 23

REGISTER 11-14: RPINR26: PERIPHERAL PIN SELECT INPUT REGISTER 26 (dsPIC33EPXXXGP/MC50X DEVICES ONLY)

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	-	—	—	—	—	—
bit 15							bit 8
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—				C1RXR<6:0>	>		
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-7 Unimplemented: Read as '0'

bit 6-0 C1RXR<6:0>: Assign CAN1 RX Input (CRX1) to the Corresponding RPn Pin bits (see Table 11-2 for input pin selection numbers) 1111001 = Input tied to RPI121

0000000 = Input tied to Vss

^{© 2011-2012} Microchip Technology Inc.

REGISTER 11-15: RPINR37: PERIPHERAL PIN SELECT INPUT REGISTER 37 (dsPIC33EPXXXMC20X/50X AND PIC24EPXXXMC20X DEVICES ONLY)

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_				SYNCI1R<6:0	>		
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	—	—	_	—	—	—	_
bit 7							bit C
Legend:							
R = Readable bit		W = Writable b	bit	U = Unimplen	nented bit, read	l as '0'	
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	iown
bit 15	Unimplemer	ted: Read as 'o)'				
bit 14-8		0>: Assign PWI -2 for input pin :			the Correspon	ding RPn Pin b	its
	1111001 = I I	nput tied to RPI	121				
	•						
	•						
		aput tiad to CME	21				
		nput tied to CMF					
bit 7-0	0000000 = II	nput tied to CMF nput tied to Vss nted: Read as '0					

REGISTER 11-16: RPINR38: PERIPHERAL PIN SELECT INPUT REGISTER 38 (dsPIC33EPXXXMC02X AND PIC24EPXXXMC20X DEVICES ONLY)

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
_				DTCMP1R<6:	0>			
bit 15							bit 8	
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
—	—	—	—	—	—	—	—	
bit 7							bit 0	
Legend:								
R = Readabl	e bit	W = Writable	bit	U = Unimpler	nented bit, rea	d as '0'		
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is			unknown	
bit 15	Unimpleme	nted: Read as '	0'					
bit 14-8		6:0>: Assign PV 1-2 for input pin			on Input 1 to the	e Corresponding	g RPn Pin bits	
	1111001 =	Input tied to RPI	121					
	•							
	•							

0000000 = Input tied to Vss

bit 7-0 Unimplemented: Read as '0'

^{© 2011-2012} Microchip Technology Inc.

REGISTER 11-17: RPINR39: PERIPHERAL PIN SELECT INPUT REGISTER 39 (dsPIC33EPXXXMC20X/50X AND PIC24EPXXXMC20X DEVICES ONLY)

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_				DTCMP3R<6:0)>		
bit 15							bit 8
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_				DTCMP2R<6:()>		
bit 7							bit 0
Legend:							
R = Readab	ole bit	W = Writable	bit	U = Unimpler	nented bit, rea	ad as '0'	
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unki	nown
		nput tied to CM nput tied to Vss					
bit 7	Unimplemer	nted: Read as '	0'				
bit 6-0	(see Table 11	5:0>: Assign PV I-2 for input pin nput tied to RPI	selection num		n Input 2 to th	e Corresponding	g RPn Pin bits
	0000001 = 0000000 =	nput tied to CM					

REGISTER 11-18: RPOR0: PERIPHERAL PIN SELECT OUTPUT REGISTER 0

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—			RP35	R<5:0>		
bit 15							bit 8

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—			RP20	R<5:0>		
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14	Unimplemented: Read as '0'
bit 13-8	RP35R<5:0>: Peripheral Output Function is Assigned to RP35 Output Pin bits (see Table 11-3 for peripheral function numbers)
bit 7-6	Unimplemented: Read as '0'
bit 5-0	RP20R<5:0>: Peripheral Output Function is Assigned to RP20 Output Pin bits (see Table 11-3 for peripheral function numbers)

REGISTER 11-19: RPOR1: PERIPHERAL PIN SELECT OUTPUT REGISTER 1

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—			RP37	R<5:0>		
bit 15							bit 8

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
—	—		RP36R<5:0>					
bit 7							bit 0	

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14 Unimplemented: Read as '0'

bit 13-8 **RP37R<5:0>:** Peripheral Output Function is Assigned to RP37 Output Pin bits (see Table 11-3 for peripheral function numbers)

bit 7-6 Unimplemented: Read as '0'

bit 5-0 **RP36R<5:0>:** Peripheral Output Function is Assigned to RP36 Output Pin bits (see Table 11-3 for peripheral function numbers)

^{© 2011-2012} Microchip Technology Inc.

REGISTER 11-20: RPOR2: PERIPHERAL PIN SELECT OUTPUT REGISTER 2

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
—	_		RP39R<5:0>						
bit 15							bit 8		
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
—	—			RP38F	R<5:0>				
bit 7							bit 0		
Legend:									
R = Readable bit W = Writable bit		U = Unimplemented bit, read as '0'							
-n = Value at POR '1' = Bit is set		'0' = Bit is cleared x = Bit is unknown							

bit 15-14	Unimplemented: Read as '0'
bit 13-8	RP39R<5:0>: Peripheral Output Function is Assigned to RP39 Output Pin bits (see Table 11-3 for peripheral function numbers)
bit 7-6	Unimplemented: Read as '0'
bit 5-0	RP38R<5:0>: Peripheral Output Function is Assigned to RP38 Output Pin bits (see Table 11-3 for peripheral function numbers)

REGISTER 11-21: RPOR3: PERIPHERAL PIN SELECT OUTPUT REGISTER 3

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—			RP41	R<5:0>		
bit 15							bit 8

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—			RP40	R<5:0>		
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14 Unimplemented: Read as '0'

bit 13-8 **RP41R<5:0>:** Peripheral Output Function is Assigned to RP41 Output Pin bits (see Table 11-3 for peripheral function numbers)

bit 7-6 Unimplemented: Read as '0'

bit 5-0 **RP40R<5:0>:** Peripheral Output Function is Assigned to RP40 Output Pin bits (see Table 11-3 for peripheral function numbers)

REGISTER 11-22: RPOR4: PERIPHERAL PIN SELECT OUTPUT REGISTER 4

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—			RP43	R<5:0>		
bit 15							bit 8

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—			RP42	R<5:0>		
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14	Unimplemented: Read as '0'
bit 13-8	RP43R<5:0>: Peripheral Output Function is Assigned to RP43 Output Pin bits (see Table 11-3 for peripheral function numbers)
bit 7-6	Unimplemented: Read as '0'
bit 5-0	RP42R<5:0>: Peripheral Output Function is Assigned to RP42 Output Pin bits (see Table 11-3 for peripheral function numbers)

REGISTER 11-23: RPOR5: PERIPHERAL PIN SELECT OUTPUT REGISTER 5

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—			RP55	R<5:0>		
bit 15							bit 8

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—			RP54	R<5:0>		
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14 Unimplemented: Read as '0'

bit 13-8 **RP55R<5:0>:** Peripheral Output Function is Assigned to RP55 Output Pin bits (see Table 11-3 for peripheral function numbers)

bit 7-6 Unimplemented: Read as '0'

bit 5-0 **RP54R<5:0>:** Peripheral Output Function is Assigned to RP54 Output Pin bits (see Table 11-3 for peripheral function numbers)

^{© 2011-2012} Microchip Technology Inc.

REGISTER 11-24: RPOR6: PERIPHERAL PIN SELECT OUTPUT REGISTER 6

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	_			RP57R<	<5:0>		
bit 15							bit 8
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	—			RP56R<	<5:0>		
bit 7							bit 0
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimpleme	nted bit, rea	d as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cleare	ed	x = Bit is unkr	nown
-							
bit 15-14	Unimpleme	nted: Read as '	0'				

bit 13-8	RP57R<5:0>: Peripheral Output Function is Assigned to RP57 Output Pin bits (see Table 11-3 for peripheral function numbers)
bit 7-6	Unimplemented: Read as '0'
bit 5-0	RP56R<5:0>: Peripheral Output Function is Assigned to RP56 Output Pin bits (see Table 11-3 for peripheral function numbers)

REGISTER 11-25: RPOR7: PERIPHERAL PIN SELECT OUTPUT REGISTER 7

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—			RP97	R<5:0>		
bit 15							bit 8

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14 Unimplemented: Read as '0'

bit 13-8 **RP97R<5:0>:** Peripheral Output Function is Assigned to RP97 Output Pin bits (see Table 11-3 for peripheral function numbers)

bit 7-0 Unimplemented: Read as '0'

REGISTER 11-26: RPOR8: PERIPHERAL PIN SELECT OUTPUT REGISTER 8

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	_			RP11	8R<5:0>		
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—

bit 7

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	t, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14 Unimplemented: Read as '0'

bit 13-8 **RP118R<5:0>:** Peripheral Output Function is Assigned to RP118 Output Pin bits (see Table 11-3 for peripheral function numbers)

bit 7-0 Unimplemented: Read as '0'

REGISTER 11-27: RPOR9: PERIPHERAL PIN SELECT OUTPUT REGISTER 9

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	-	—	—	—
bit 15							bit 8

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—			RP120)R<5:0>		
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-6 Unimplemented: Read as '0'

bit 5-0 **RP120R<5:0>:** Peripheral Output Function is Assigned to RP120 Output Pin bits (see Table 11-3 for peripheral function numbers)

bit 0

NOTES:

12.0 TIMER1

- Note 1: This data sheet summarizes the features dsPIC33EPXXXGP50X of the dsPIC33EPXXXMC20X/50X. and PIC24EPXXXGP/MC20X families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 11. "Timers' (DS70362) of the "dsPIC33E/PIC24E Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The Timer1 module is a 16-bit timer that can operate as a free-running interval timer/counter.

The Timer1 module has the following unique features over other timers:

- Can be operated in Asynchronous Counter mode from an external clock source
- The external clock input (T1CK) can optionally be synchronized to the internal device clock and the clock synchronization is performed after the prescaler
- A block diagram of Timer1 is shown in Figure 12-1.

The Timer1 module can operate in one of the following modes:

- Timer mode
- · Gated Timer mode
- Synchronous Counter mode
- · Asynchronous Counter mode

In Timer and Gated Timer modes, the input clock is derived from the internal instruction cycle clock (FcY). In Synchronous and Asynchronous Counter modes, the input clock is derived from the external clock input at the T1CK pin.

The Timer modes are determined by the following bits:


- Timer Clock Source Control bit (TCS): T1CON<1>
- Timer Synchronization Control bit (TSYNC): T1CON<2>
- Timer Gate Control bit (TGATE): T1CON<6>

Timer control bit setting for different operating modes are given in the Table 12-1.

TABLE 12-1:	TIMER MODE	SETTINGS
-------------	------------	----------

Mode	TCS	TGATE	TSYNC
Timer	0	0	x
Gated timer	0	1	х
Synchronous counter	1	х	1
Asynchronous counter	1	х	0

FIGURE 12-1: 16-BIT TIMER1 MODULE BLOCK DIAGRAM



^{© 2011-2012} Microchip Technology Inc.

12.1 Timer1 Resources

Many useful resources are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note:	In the event you are not able to access the
	product page using the link above, enter
	this URL in your browser:
	http://www.microchip.com/wwwproducts/
	Devices.aspx?dDocName=en555464

12.1.1 KEY RESOURCES

- Section 11. "Timers" (DS70362)
- Code Samples
- Application Notes
- Software Libraries
- · Webinars
- All related dsPIC33E/PIC24E Family Reference Manuals Sections
- Development Tools

12.2 Timer1 Control Register

REGISTER 12-1: T1CON: TIMER1 CONTROL REGISTER

R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0			
TON ⁽¹⁾		TSIDL	—	_			_			
bit 15				•			bit 8			
U-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	U-0			
	TGATE	TCKP	S<1:0>	_	TSYNC ⁽¹⁾	TCS ⁽¹⁾	—			
bit 7							bit C			
Legend:						(0)				
R = Readable		W = Writable		-	mented bit, read					
-n = Value at P	'UR	'1' = Bit is set	['0' = Bit is cle	eared	x = Bit is unkn	own			
bit 15	TON: Timer1	On hit								
Sit 10	1 = Starts 16-									
	0 = Stops 16-									
bit 14	Unimplemen	ted: Read as '	0'							
bit 13	TSIDL: Stop in Idle Mode bit									
	 1 = Discontinue module operation when device enters Idle mode 0 = Continue module operation in Idle mode 									
bit 12-7		•		ae						
bit 6	-	ted: Read as '		n Enabla bit						
DILO	TGATE: Timer1 Gated Time Accumulation Enable bit When TCS = 1:									
	This bit is ignored.									
	When TCS =									
		e accumulatio								
bit 5-4		e accumulatio		la Salact hite						
DII 3-4	TCKPS<1:0>: Timer1 Input Clock Prescale Select bits 11 = 1:256									
	10 = 1:64									
	01 = 1:8									
bit 3	00 = 1:1	ted. Dood oo '	0'							
bit 2	-	ted: Read as '		chronization S	elect hit					
bit 2	TSYNC: Timer1 External Clock Input Synchronization Select bit When TCS = 1:									
	1 = Synchronize external clock input									
	0 = Do not synchronize external clock input									
	When TCS =									
bit 1	-	Clock Source	Select bit							
	1 = External o 0 = Internal c	clock from pin [·] lock (FP)	T1CK (on the	rising edge)						

Note 1: When Timer1 is enabled in external synchronous counter mode (TCS = 1, TSYNC = 1, TON = 1), any attempts by user software to write to the TMR1 register is ignored.

^{© 2011-2012} Microchip Technology Inc.

NOTES:

13.0 TIMER2/3 AND TIMER4/5

- Note 1: This data sheet summarizes the features dsPIC33EPXXXGP50X, of the dsPIC33EPXXXMC20X/50X, and PIC24EPXXXGP/MC20X family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 11. "Timers" (DS70362) of the "dsPIC33E/PIC24E Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The Timer2/3 and Timer4/5 modules are 32-bit timers, which can also be configured as four independent 16-bit timers with selectable operating modes.

As a 32-bit timer, Timer2/3 and Timer4/5 operate in three modes:

- Two Independent 16-bit Timers (e.g., Timer2 and Timer3) with all 16-bit operating modes (except Asynchronous Counter mode)
- Single 32-bit Timer
- Single 32-bit Synchronous Counter

They also support these features:

- Timer Gate Operation
- Selectable Prescaler Settings
- Timer Operation during Idle and Sleep modes
- · Interrupt on a 32-bit Period Register Match
- Time Base for Input Capture and Output Compare Modules (Timer2 and Timer3 only)
- ADC1 Event Trigger (Timer2/3 only)


Individually, all four of the 16-bit timers can function as synchronous timers or counters. They also offer the features listed above, except for the event trigger; this is implemented only with Timer2/3. The operating modes and enabled features are determined by setting the appropriate bit(s) in the T2CON, T3CON, and T4CON, T5CON registers. T2CON and T4CON are shown in generic form in Register 13-1. T3CON and T5CON are shown in Register 13-2.

For 32-bit timer/counter operation, Timer2 and Timer4 are the least significant word (Isw); Timer3 and Timer5 are the most significant word (msw) of the 32-bit timers.

Note: For 32-bit operation, T3CON and T5CON control bits are ignored. Only T2CON and T4CON control bits are used for setup and control. Timer2 and Timer4 clock and gate inputs are utilized for the 32-bit timer modules, but an interrupt is generated with the Timer3 and Timer5 interrupt flags.


A block diagram for an example 32-bit timer pair (Timer2/3 and Timer4/5) is shown in Figure 13-3.

Note: Only Timer2, 3, 4 and 5 can trigger a DMA data transfer.












FIGURE 13-3: TYPE B/TYPE C TIMER PAIR BLOCK DIAGRAM (32-BIT TIMER)

3: Timery is a Type C timer (x = 3 and 5).

13.1 Timer Resources

Many useful resources are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note:	In the event you are not able to access the product page using the link above, enter this URL in your browser:
	http://www.microchip.com/wwwprod- ucts/Devices.aspx?dDoc- Name=en555464

13.1.1 KEY RESOURCES

- Section 11. "Timers" (DS70362)
- Code Samples
- Application Notes
- · Software Libraries
- · Webinars
- All related dsPIC33E/PIC24E Family Reference Manuals Sections
- Development Tools

 $\ensuremath{\textcircled{}^{\odot}}$ 2011-2012 Microchip Technology Inc.

13.2 Timer Control Registers

R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0				
TON		TSIDL	_	—	_	_	_				
bit 15			l			1	bit				
U-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	U-0				
	TGATE	TCKP	S<1:0>	T32	—	TCS ⁽¹⁾	_				
bit 7							bit				
Legend:											
R = Readabl		W = Writable		-	nented bit, read						
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkno	own				
bit 15	TON: Timerx	On hit									
DIL 15	When T32 = :										
	1 = Starts 32-										
	0 = Stops 32-										
	When T32 =										
	1 = Starts 16-										
	0 = Stops 16-		o.'								
bit 14	•	ted: Read as '									
bit 13	TSIDL: Stop in Idle Mode bit 1 = Discontinue module operation when device enters Idle mode										
		module operat			emode						
bit 12-7	Unimplemen	ted: Read as	0'								
bit 6	TGATE: Timerx Gated Time Accumulation Enable bit										
	When TCS =	When TCS = 1:									
	This bit is ign	ored.									
	When TCS =										
		ne accumulatio ne accumulatio									
bit 5-4		: Timerx Input		la Salact hita							
DIL 3-4	11 = 1:256	•. Timerx input	CIUCK FIESCA	ie Select bits							
	10 = 1 :64										
	01 = 1:8										
	00 = 1:1										
bit 3		T32: 32-bit Timer Mode Select bit									
		nd Timery form									
		nd Timery act a		mers							
bit 2	-	ted: Read as '									
bit 1		Clock Source		· · · · · · · · · · · · · · · · · · ·							
	1 = External o 0 = Internal c	clock from pin [·] lock (Fp)	IXCK (on the	rising edge)							
bit 0		ited: Read as '	0'								
	ommplemen	neu. neau do	0								

REGISTER 13-1: TxCON (T2CON AND T4CON) CONTROL REGISTER

Note 1: The TxCK pin is not available on all timers. Refer to the "Pin Diagrams" section for the available pins.

R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0			
TON ⁽¹⁾	_	TSIDL ⁽²⁾		_	_	_	_			
bit 15							bit			
	DAVA	DAALO								
U-0	R/W-0 TGATE ⁽¹⁾	R/W-0 TCKPS•	R/W-0	U-0	U-0	R/W-0 TCS ^(1,3)	U-0			
 bit 7	IGAIL()	TURFS	1.0/17			103(77)	bit			
							bit			
Legend:										
R = Readab	le bit	W = Writable	bit	U = Unimpler	mented bit, rea	ad as '0'				
-n = Value a	It POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkno	own			
bit 15	TON: Timery									
	1 = Starts 16-									
L:1 4 4	0 = Stops 16-	-	~ '							
bit 14	-	ted: Read as '								
bit 13	TSIDL: Stop in Idle Mode bit ⁽²⁾ 1 = Discontinue module operation when device enters Idle mode									
		module operati			lie mode					
bit 12-7		ted: Read as '								
bit 6	TGATE: Time	ery Gated Time	Accumulatio	on Enable bit ⁽¹⁾						
	When TCS = This bit is ign									
	When TCS =	0:								
		ne accumulatior								
		ne accumulatior		(4)						
bit 5-4		TCKPS<1:0>: Timery Input Clock Prescale Select bits ⁽¹⁾								
	11 = 1:256									
	10 = 1:64 01 = 1:8									
	00 = 1:1									
bit 3-2	Unimplemen	ted: Read as ')'							
bit 1	TCS: Timery	Clock Source S	Select bit ^(1,3)							
	1 = External o 0 = Internal c	clock from pin T lock (FP)	yCK (on the	rising edge)						
bit 0	Unimplemen	ted: Read as ')'							
				= 1), these bits	have no effect	t on Timery opera	tion; all time			
	unctions are set th	•		1) in the Timer	Control regist	$r(T_{V} \cap N z_{2})$ +				

REGISTER 13-2: TyCON (T3CON AND T5CON) CONTROL REGISTER

2: When 32-bit timer operation is enabled (T32 = 1) in the Timer Control register (TxCON<3>), the TSIDL bit must be cleared to operate the 32-bit timer in Idle mode.

3: The TyCK pin is not available on all timers. See "Pin Diagrams" section for the available pins.

^{© 2011-2012} Microchip Technology Inc.

NOTES:

14.0 INPUT CAPTURE


- Note 1: This data sheet summarizes the features of the dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X. and PIC24EPXXXGP/MC20X families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 12. "Input Capture" (DS70352) of the "dsPIC33E/ PIC24E Family Reference Manual', which is available from the Microchip web site (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The Input Capture module is useful in applications requiring frequency (period) and pulse measurement. The dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/ 50X, and PIC24EPXXXGP/MC20X devices support up to four input capture channels.

Key features of the Input Capture module include:

- Hardware-configurable for 32-bit operation in all modes by cascading two adjacent modules
- Synchronous and Trigger modes of output compare operation, with up to 31 user-selectable trigger/sync sources available
- A 4-level FIFO buffer for capturing and holding timer values for several events
- · Configurable interrupt generation
- Up to six clock sources available for each module, driving a separate internal 16-bit counter

FIGURE 14-1: INPUT CAPTURE MODULE BLOCK DIAGRAM



^{© 2011-2012} Microchip Technology Inc.

14.1 Input Capture Resources

Many useful resources are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note:	In the event you are not able to access the
	product page using the link above, enter
	this URL in your browser:
	http://www.microchip.com/wwwproducts/
	Devices.aspx?dDocName=en555464

14.1.1 KEY RESOURCES

- Section 12. "Input Capture" (DS70352)
- Code Samples
- Application Notes
- Software Libraries
- Webinars
- All related dsPIC33E/PIC24E Family Reference Manuals Sections
- Development Tools

14.2 Input Capture Registers

REGISTER 14-1: ICxCON1: INPUT CAPTURE x CONTROL REGISTER 1

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0				
_	_	ICSIDL		ICTSEL<2:0>		—					
bit 15							bit 8				
	D 444 0	D 444 0	D#10#10.0	D#10#10.0	D 444 0	D444	D 444 0				
U-0	R/W-0	R/W-0	R/HC/HS-0	R/HC/HS-0	R/W-0	R/W-0	R/W-0				
		<1:0>	ICOV	ICBNE		ICM<2:0>	h:+ 0				
bit 7							bit 0				
Legend:											
R = Readabl	le bit	HC = Cleared	by Hardware	HS = Set by ⊦	lardware	'0' = Bit i	s cleared				
-n = Value at	t POR	W = Writable b	-	U = Unimplen		ad as '0'					
bit 15-14	Unimplemen	nted: Read as 'o)'								
bit 13	-		in Idle Control bi	t							
			CPU Idle mode								
hit 10 10			ue to operate in (
bit 12-10			ure Timer Select								
		111 = Peripheral clock (FP) is the clock source of the ICx 110 = Reserved									
	101 = Reserv	100 - Reserved									
		100 = T1CLK is the clock source of the ICx (only the synchronous clock is supported)									
		011 = T5CLK is the clock source of the ICx 010 = T4CLK is the clock source of the ICx									
		010 = 14CLK is the clock source of the ICX 001 = T2CLK is the clock source of the ICX									
	000 = T3CLk	K is the clock so	urce of the ICx								
bit 9-7	Unimplemen	nted: Read as 'o)'								
bit 6-5			es per Interrupt 8 2:0> = 001 or 11								
		•	h capture event								
		t on every third	capture event nd capture even	ł							
		t on every seco		L							
bit 4	-		w Status Flag bit	(read-only)							
	-	oture buffer ove	-								
	0 = No input	capture buffer of	overflow occurre	d							
bit 3	ICBNE: Input Capture Buffer Not Empty Status bit (read-only)										
		oture buffer is no oture buffer is ei	ot empty, at leas mpty	t one more captı	ure value can	be read					
bit 2-0	ICM<2:0>: In	ICM<2:0>: Input Capture Mode Select bits									
	•	111 = Input capture functions as interrupt pin only in CPU Sleep and Idle mode (rising edge detect only, all other control bits are not applicable)									
		ed (module disa		.							
			16th rising edge								
			4th rising edge (rising edge (Sim								
			falling edge (Sin								
	001 = Captu	re mode, every	edge, rising and			CI<1:0>) is not	t used in thi				
	mode)		is turned off								
	000 = input	Capture module									

© 2011-2012 Microchip Technology Inc.

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0
_	_	_	_	_	_		IC32
bit 15							bit 8
R/W-0	R/W/HS-0	U-0	R/W-0	R/W-1	R/W-1	R/W-0	R/W-1
ICTRIG ⁽²⁾	TRIGSTAT ⁽³⁾	_		S	YNCSEL<4:0>		
bit 7							bit 0
Legend:							
R = Readab	le bit	HS = Set by	Hardware	'0' = Bit is cle	ared		
-n = Value a	t POR	W = Writabl	e bit	U = Unimpler	mented bit, rea	d as '0'	
bit 15-9 bit 8 bit 7		mer Mode S nd EVEN IC module oper	elect bit (Cascad form a single 32 ation disabled	/	ıre module ⁽¹⁾		
	0 = Input sour (Synchror	ce used to s ization mode	,			her module	
bit 6		nas been trig	Status bit ⁽³⁾ gered and is run triggered and is		ır		
bit 5	Unimplement	ed: Read as	ʻ0'	-			
2: T 3: T	he IC32 bit in both he input source is his bit is set by the leared in software	selected by e selected in	the SYNCSEL<	4:0> bits of the	ICxCON2 regi	ster.	set, and

REGISTER 14-2: ICxCON2: INPUT CAPTURE x CONTROL REGISTER 2

5: This option should only be selected as trigger source and not as a synchronization source.

6: Each Input Capture module (ICx) has one PTG input source. See Section 24.0 "Peripheral Trigger Generator (PTG) Module" for more information.
 PTGO8 = IC1
 PTGO9 = IC2
 PTGO10 = IC3
 PTGO11 = IC4

REGISTER 14-2: ICxCON2: INPUT CAPTURE x CONTROL REGISTER 2 (CONTINUED)

bit 4-0	SYNCSEL<4:0>: Input Source Select for Synchronization and Trigger Operation bits ⁽⁴⁾
	1111 = No sync or trigger source for ICx
	1110 = Reserved
	1101 = Reserved
	1100 = CTMU module synchronizes or triggers ICx
	1011 = ADC1 module synchronizes or triggers ICx ⁽⁵⁾
	1010 = CMP3 module synchronizes or triggers ICx ⁽⁵⁾
	1001 = CMP2 module synchronizes or triggers ICx ⁽⁵⁾
	1000 = CMP1 module synchronizes or triggers ICx ⁽⁵⁾
	0111 = Reserved
	0110 = Reserved
	0101 = Reserved
	0100 = Reserved
	0011 = IC4 module synchronizes or triggers ICx
	0010 = IC3 module synchronizes or triggers ICx
	0001 = IC2 module synchronizes or triggers ICx
	0000 = IC1 module synchronizes or triggers ICx
	1111 = Timer5 synchronizes or triggers ICx
	1110 = Timer4 synchronizes or triggers ICx
	1101 = Timer3 synchronizes or triggers ICx (default)
	1100 = Timer2 synchronizes or triggers ICx
	1011 = Timer1 synchronizes or triggers ICx
	1010 = PTGOx module synchronizes or triggers ICx ⁽⁶⁾
	1001 = Reserved
	1000 = Reserved
	0111 = Reserved
	0110 = Reserved
	0101 = Reserved
	0100 = OC4 module synchronizes or triggers ICx
	0011 = OC3 module synchronizes or triggers ICx
	0010 = OC2 module synchronizes or triggers ICx

- 00001 = OC1 module synchronizes or triggers ICx
- 00000 = No sync or trigger source for ICx
- Note 1: The IC32 bit in both the ODD and EVEN IC must be set to enable Cascade mode.
 - 2: The input source is selected by the SYNCSEL<4:0> bits of the ICxCON2 register.
 - **3:** This bit is set by the selected input source (selected by SYNCSEL<4:0> bits). It can be read, set, and cleared in software.
 - 4: Do not use the ICx module as its own sync or trigger source.
 - 5: This option should only be selected as trigger source and not as a synchronization source.
 - 6: Each Input Capture module (ICx) has one PTG input source. See Section 24.0 "Peripheral Trigger Generator (PTG) Module" for more information.

PTGO8 = IC1 PTGO9 = IC2 PTGO10 = IC3 PTGO11 = IC4 NOTES:


15.0 OUTPUT COMPARE

- This data sheet summarizes the features Note 1: the dsPIC33EPXXXGP50X, of dsPIC33EPXXXMC20X/50X, and PIC24EPXXXGP/MC20X families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 13. "Output Compare" (DS70358) of the "dsPIC33E/PIC24E Family Reference Manual', which is available from the Microchip web site (www.microchip.com).
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The Output Compare module can select one of eight available clock sources for its time base. The module compares the value of the timer with the value of one or two compare registers depending on the operating mode selected. The state of the output pin changes when the timer value matches the compare register value. The output compare module generates either a single output pulse or a sequence of output pulses, by changing the state of the output pin on the compare match events. The output compare module can also generate interrupts on compare match events and trigger DMA data transfers.

Note: See Section 13. "Output Compare" (DS70358) in the "dsPIC33E/PIC24E Family Reference Manual" for OCxR and OCxRS register restrictions.





^{© 2011-2012} Microchip Technology Inc.

15.1 Output Compare Resources

Many useful resources are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note:	In the event you are not able to access the
	product page using the link above, enter
	this URL in your browser:
	http://www.microchip.com/wwwproducts/
	Devices.aspx?dDocName=en555464

15.1.1 KEY RESOURCES

- Section 13. "Output Compare" (DS70358)
- Code Samples
- · Application Notes
- · Software Libraries
- Webinars
- All related dsPIC33E/PIC24E Family Reference Manuals Sections
- Development Tools

15.2 Output Compare Control Registers

REGISTER 15-1: OCxCON1: OUTPUT COMPAREX CONTROL REGISTER 1

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0
—	_	OCSIDL		OCTSEL<2:0>			ENFLTB
bit 15			•				bit 8
		DAM 2 1125	DA4/ 0 1100				
R/W-0		R/W-0 HCS	R/W-0 HCS	R/W-0	R/W-0	R/W-0	R/W-0
ENFLT/ bit 7	A —	OCFLTB	OCFLTA	TRIGMODE		OCM<2:0>	bit 0
							bit 0
Legend:		HCS = Hardw	are Clearable	/Settable bit			
R = Read	able bit	W = Writable	bit	U = Unimplem	ented bit, rea	d as '0'	
-n = Value	e at POR	'1' = Bit is set		'0' = Bit is clea	red	x = Bit is unkn	iown
bit 15-14	-	nted: Read as '		lada Cantral hit			
bit 13		op Output Comp					
		Compare x halts Compare x conti		te in CPU Idle m	ode		
bit 12-10		0>: Output Com					
		neral clock (FP)					
	110 = Reser						
	101 = PTGO					I. :	
		K is the clock so		Cx (only the sync	nronous cioc	k is supported)	
		K is the clock so					
		< is the clock so					
		K is the clock so		Cx			
bit 9	-	nted: Read as '					
bit 8		ult B Input Enat Compare Fault E) is onabled			
		Compare Fault E					
bit 7	-	ult A Input Enab		,			
	1 = Output C	Compare Fault A	input (OCFA) is enabled			
	-	Compare Fault A) is disabled			
bit 6	•	nted: Read as '					
bit 5		VM Fault B Con					
		ault B condition		has occurred			
bit 4		VM Fault A Con					
		ault A condition					
				oin has occurred			
bit 3	TRIGMODE:	Trigger Status	Mode Select b	it			
				when OCxRS =	OCxTMR or	in software	
	0 = TRIGST	AT is cleared or	ly by software				
Note 1:	OCxR and OCxF	RS are double-b	uffered in PWI	M mode only.			
2:	Each Output Cor			•	ce. See <mark>Secti</mark>	on 24.0 "Peripl	heral Trigger
	Generator (PTG	-					
	PTGO4 = OC1						
	PTGO5 = OC2 PTGO6 = OC3						
	PTGO7 = OC4						

© 2011-2012 Microchip Technology Inc.

REGISTER 15-1: OCxCON1: OUTPUT COMPAREX CONTROL REGISTER 1 (CONTINUED)

- bit 2-0 OCM<2:0>: Output Compare Mode Select bits
 - 111 = Center-Aligned PWM mode: Output set high when OCxTMR = OCxR and set low when OCxTMR = OCxRS⁽¹⁾
 - 110 = Edge-Aligned PWM mode: Output set high when OCxTMR = 0 and set low when OCxTMR = OCxR⁽¹⁾
 - 101 = Double Compare Continuous Pulse mode: Initialize OCx pin low, toggle OCx state continuously on alternate matches of OCxR and OCxRS
 - 100 = Double Compare Single-Shot mode: Initialize OCx pin low, toggle OCx state on matches of OCxR and OCxRS for one cycle
 - 011 = Single Compare mode: Compare events with OCxR, continuously toggle OCx pin
 - 010 = Single Compare Single-Shot mode: Initialize OCx pin high, compare event with OCxR, forces OCx pin low
 - 001 = Single Compare Single-Shot mode: Initialize OCx pin low, compare event with OCxR, forces OCx pin high
 - 000 = Output compare channel is disabled
- Note 1: OCxR and OCxRS are double-buffered in PWM mode only.
 - 2: Each Output Compare module (OCx) has one PTG clock source. See Section 24.0 "Peripheral Trigger Generator (PTG) Module" for more information.

PTGO4 = OC1 PTGO5 = OC2 PTGO6 = OC3 PTGO7 = OC4

R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	R/W-0
FLTMD	FLTOUT	FLTTRIEN	OCINV	—	—	—	OC32
bit 15	·						bit
R/W-0	R/W-0 HS	R/W-0	R/W-0	R/W-1	R/W-1	R/W-0	R/W-0
OCTRIG	G TRIGSTAT	OCTRIS		Ś	SYNCSEL<4:0	>	
bit 7							bit
Legend:		HS = Hardwar	e Settable bit				
R = Reada	able bit	W = Writable I	oit	U = Unimplem	nented bit, read	d as '0'	
-n = Value	at POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
bit 15	FLTMD: Fault	t Mode Select b	it				
	1 = Fault mo	de is maintaine	ed until the F	ault source is r	emoved; the	corresponding	OCFLTx bit i
		n software and					. 1 1 .
h:+ 4 4	0 = Fault mo		d until the Fat	ult source is rem	loved and a ne	w PVVIVI period	starts
bit 14		tput is driven high	ah an a Eault				
		tput is driven hig					
bit 13		ault Output Stat					
		is tri-stated on F		ı			
	0 = OCx pin	I/O state define	d by FLTOUT	bit on Fault con	dition		
bit 12	OCINV: OCM	IP Invert bit					
	1 = OCx output						
1.1.44.0	-	out is not inverte					
bit 11-9	-	ted: Read as '0		a hit (22 hit ana	ation)		
bit 8				e bit (32-bit oper	ration)		
		module operation					
bit 7		x Trigger/Sync					
				by SYNCSELx b	oits		
				ated by SYNCS			
bit 6	TRIGSTAT: ⊤	imer Trigger Sta	atus bit				
		urce has been t	00	0			
				and is being held	d clear		
bit 5		x Output Pin Di	rection Select	bit			
	1 = OCx is tr 0 = Output co	i-stated ompare module	drives the O	Cx pin			
		- 					
	Do not use the O		-		-	modulo upo the	
	When the OCy me as a trigger source						
	Each Output Com	-					-
0.	"Peripheral Trigg						
	PTGO0 = OC1	-					
	PTGO1 = OC2						
	PTGO2 = OC3 PTGO3 = OC4						
	1 1000 - 004						

REGISTER 15-2: OCxCON2: OUTPUT COMPARE x CONTROL REGISTER 2

^{© 2011-2012} Microchip Technology Inc.

REGISTER 15-2: OCxCON2: OUTPUT COMPARE x CONTROL REGISTER 2 (CONTINUED)

bit 4-0	SYNCS	EL	-<4:0>: Trigger/Synchronization Source Selection bits
	11111	=	No sync or trigger source for OCx
			INT2 pin synchronizes or triggers OCx
	11101	=	INT1 pin synchronizes or triggers OCx
	11100	=	CTMU module synchronizes or triggers OCx
	11011	=	ADC1 module synchronizes or triggers OCx
	11010	=	CMP3 module synchronizes or triggers OCx
	11001	=	CMP2 module synchronizes or triggers OCx
	11000	=	CMP1 module synchronizes or triggers OCx
	10111	=	Reserved
	10110	=	Reserved
	10101	=	Reserved
	10100	=	Reserved
			IC4 input capture event synchronizes or triggers OCx
			IC3 input capture event synchronizes or triggers OCx
			IC2 input capture event synchronizes or triggers OCx
			IC1 input capture event synchronizes or triggers OCx
			Timer5 synchronizes or triggers OCx
			Timer4 synchronizes or triggers OCx
			Timer3 synchronizes or triggers OCx
			Timer2 synchronizes or triggers OCx (default)
			Timer1 synchronizes or triggers OCx
			PTGOx synchronizes or trigger OCx ⁽³⁾
			Reserved
			Reserved (12)
	00100	=	OC4 module synchronizes or triggers $OCx^{(1,2)}$
	00011	=	OC3 module synchronizes or triggers $OCx^{(1,2)}$
	00010	=	OC2 module synchronizes or triggers $OCx^{(1,2)}$
	00001	=	OC1 module synchronizes or triggers OCx ^(1,2)

- 00000 = No sync or trigger source for OCx
- **Note 1:** Do not use the OCx module as its own synchronization or trigger source.
 - 2: When the OCy module is turned OFF, it sends a trigger out signal. If the OCx module use the OCy module as a trigger source, the OCy module must be unselected as a trigger source prior to disabling it.
 - 3: Each Output Compare module (OCx) has one PTG Trigger/Synchronization source. See Section 24.0 "Peripheral Trigger Generator (PTG) Module" for more information.
 - PTGO0 = OC1 PTGO1 = OC2 PTGO2 = OC3 PTGO3 = OC4

16.0 HIGH-SPEED PWM MODULE (dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X DEVICES ONLY)

- Note 1: This data sheet summarizes the features of the dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X, and PIC24EPXXXGP/MC20X families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 14. "High-Speed PWM" (DS70645) of the "dsPIC33E/ PIC24E Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X devices support a dedicated Pulse-Width Modulation (PWM) module with up to 6 outputs.

The High-Speed PWM module consists of the following major features:

- Three PWM generators
- Two PWM outputs per PWM generator
- · Individual period and duty cycle for each PWM pair
- Duty cycle, dead time, phase shift and frequency resolution of 8.32 ns
- Independent Fault and current-limit inputs for six
 PWM outputs
- · Redundant output
- Center-Aligned PWM mode
- Output override control
- Chop mode (also known as Gated mode)
- Special Event Trigger
- Prescaler for input clock
- PWMxL and PWMxH output pin swapping
- Independent PWM frequency, duty cycle and phase shift changes for each PWM generator
- Dead-time compensation
- Enhanced Leading-Edge Blanking (LEB) functionality
- Frequency resolution enhancement
- PWM capture functionality

Note: In Edge-Aligned PWM mode, the duty cycle, dead-time, phase shift and frequency resolution are 8.32 ns.

The High-Speed PWM module contains up to three PWM generators. Each PWM generator provides two PWM outputs: PWMxH and PWMxL. The master time base generator provides a synchronous signal as a common time base to synchronize the various PWM outputs. The individual PWM outputs are available on the output pins of the device. The input Fault signals and current-limit signals, when enabled, can monitor and protect the system by placing the PWM outputs into a known "safe" state.

Each PWM can generate a trigger to the ADC module to sample the analog signal at a specific instance during the PWM period. In addition, the High-Speed PWM module also generates a Special Event Trigger to the ADC module based on either of the two master time bases.

The High-Speed PWM module can synchronize itself with an external signal or can act as a synchronizing source to any external device. The SYNCI1 input pin that utilizes PPS, can synchronize the High-Speed PWM module with an external signal. The SYNCO1 pin is an output pin that provides a synchronous signal to an external device.

Figure 16-1 illustrates an architectural overview of the High-Speed PWM module and its interconnection with the CPU and other peripherals.

16.1 PWM Faults

The PWM module incorporates multiple external Fault inputs to include FLT1 and FLT2, which are remappable using the PPS feature, FLT3 and FLT4, which are available only on the larger 44-pin and 64-pin packages, and FLT32, which has been implemented with Class B safety features, and is available on a fixed pin on all dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X devices.

These faults provide a safe and reliable way to safely shut down the PWM outputs when the Fault input is asserted.

16.1.1 PWM FAULTS AT RESET

During any reset event, the PWM module maintains ownership of the Class B fault FLT32. At reset, this fault is enabled in latched mode to guarantee the fail-safe power-up of the application. The application software must clear the PWM fault before enabling the High-Speed Motor Control PWM module. To clear the fault condition, the FLT32 pin must first be pulled low externally or the internal pull down resistor in the CNPDx register can be enabled.

Note: The Fault mode may be changed using the FLTMOD<1:0> bits (FCLCON<1:0>) regardless of the state of FLT32.

© 2011-2012 Microchip Technology Inc.


16.1.2 WRITE-PROTECTED REGISTERS

On dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X devices, write protection is implemented for the IOCONx and FCLCONx registers. The write protection feature prevents any inadvertent writes to these registers. This protection feature can be controlled by the PWMLOCK Configuration bit (FOSCSEL<6>). The default state of the write protection feature is enabled (PWMLOCK = 1). The write protection feature can be disabled by configuring PWMLOCK = 0. To gain write access to these locked registers, the user application must write two consecutive values of (0xABCD and 0x4321) to the PWMKEY register to perform the unlock operation. The write access to the IOCONx or FCLCONx registers must be the next SFR access following the unlock process. There can be no other SFR accesses during the unlock process and subsequent write access. To write to both the IOCONx and FCLCONx registers requires two unlock operations.

The correct unlocking sequence is described in Example 16-1.

EXAMPLE 16-1: PWM WRITE-PROTECTED REGISTER UNLOCK SEQUENCE

; FLT32 pin must be p	pulled low externally in order to clear and disable the fault
; Writing to FCLCON1	register requires unlock sequence
mov #0xabcd,w10	; Load first unlock key to w10 register
mov #0x4321,w11	; Load second unlock key to wll register
mov #0x0000,w0	; Load desired value of FCLCON1 register in w0
mov w10, PWMKEY	; Write first unlock key to PWMKEY register
mov w11, PWMKEY	; Write second unlock key to PWMKEY register
mov w0,FCLCON1	; Write desired value to FCLCON1 register
; Set PWM ownership a	and polarity using the IOCON1 register
; Writing to IOCON1 m	register requires unlock sequence
mov #0xabcd,w10	; Load first unlock key to w10 register
mov #0x4321,w11	; Load second unlock key to wll register
mov #0xF000,w0	; Load desired value of IOCON1 register in w0
mov w10, PWMKEY	; Write first unlock key to PWMKEY register
mov w11, PWMKEY	; Write second unlock key to PWMKEY register
mov w0,IOCON1	; Write desired value to IOCON1 register



HIGH-SPEED PWM MODULE ARCHITECTURAL OVERVIEW




FIGURE 16-2: HIGH-SPEED PWM MODULE REGISTER INTERCONNECTION DIAGRAM

16.2 **PWM Resources**

Many useful resources are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note:	In the event you are not able to access the product page using the link above, enter this URL in your browser:
	http://www.microchip.com/wwwproducts/ Devices.aspx?dDocName=en555464

16.2.1 KEY RESOURCES

- Section 14. "High-Speed PWM" (DS70645)
- Code Samples
- Application Notes
- Software Libraries
- · Webinars
- All related dsPIC33E/PIC24E Family Reference Manuals Sections
- Development Tools

^{© 2011-2012} Microchip Technology Inc.

16.3 **PWM Control Registers**

REGISTER 16-1: PTCON: PWM TIME BASE CONTROL REGISTER

R/W-0	U-0	R/W-0	HS/HC-0	R/W-0	R/W-0	R/W-0	R/W-0
PTEN	—	PTSIDL	SESTAT	SEIEN	EIPU ⁽¹⁾	SYNCPOL ⁽¹⁾	SYNCOEN ⁽¹⁾
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
SYNCEN ⁽¹⁾	SYNCSRC<2:0> ⁽¹⁾					PS<3:0> ⁽¹⁾	
bit 7							bit (
Legend:		HC = Cleared	l in Hardware	HS = Set in I	Hardware		
R = Readable	bit	W = Writable			mented bit, rea	ad as '0'	
-n = Value at P		'1' = Bit is set		'0' = Bit is cle		x = Bit is unkn	own
bit 15	1 = PWM mo	Module Enable dule is enable dule is disable	d l				
bit 14		ted: Read as '					
bit 13	•	M Time Base S		de hit			
bit 15	1 = PWM time	e base halts in e base runs in	CPU Idle mod	le			
bit 12	1 = Special E	cial Event Inte vent Interrupt i vent Interrupt i	s pending	t			
bit 11	SEIEN: Speci 1 = Special E	ial Event Interr vent Interrupt i vent Interrupt i	upt Enable bit s enabled				
bit 10	EIPU: Enable 1 = Active Pe	Immediate Pe riod register is riod register u	eriod Updates updated imme	ediately	boundaries		
bit 9	SYNCPOL: S 1 = SYNCI1/S	Synchronize In SYNCO1 polar SYNCO1 is act	out and Outpu	t Polarity bit ⁽¹⁾			
bit 8	SYNCOEN: F 1 = SYNCO1	Primary Time B output is enab output is disat	ase Sync Ena	ble bit ⁽¹⁾			
bit 7	SYNCEN: Ex 1 = External s	ternal Time Ba synchronization	use Synchroniz	ne base is ena	abled		
bit 6-4		:0>: Synchron					
	•						
	100 = Reserv 011 = PTGO 010 = PTGO	17 (2)					
	001 = Reserv 000 = SYNCI	ved	PS				

- **Note 1:** These bits should be changed only when PTEN = 0. In addition, when using the SYNCI1 feature, the user application must program the period register with a value that is slightly larger than the expected period of the external synchronization input signal.
 - 2: See Section 24.0 "Peripheral Trigger Generator (PTG) Module" for information on this selection.

REGISTER 16-1: PTCON: PWM TIME BASE CONTROL REGISTER (CONTINUED)

bit 3-0 SEVTPS<3:0>: PWM Special Event Trigger Output Postscaler Select bits⁽¹⁾ 1111 = 1:16 Postscaler generates Special Event Trigger on every sixteenth compare match event . . 0001 = 1:2 Postscaler generates Special Event Trigger on every second compare match event 0000 = 1:1 Postscaler generates Special Event Trigger on every compare match event

- **Note 1:** These bits should be changed only when PTEN = 0. In addition, when using the SYNCI1 feature, the user application must program the period register with a value that is slightly larger than the expected period of the external synchronization input signal.
 - 2: See Section 24.0 "Peripheral Trigger Generator (PTG) Module" for information on this selection.

^{© 2011-2012} Microchip Technology Inc.

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
		_	_	_	_		_		
bit 15							bit 8		
U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0		
—	—	—	_	—					
bit 7		•					bit 0		
Legend:									
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'			
-n = Value at I	POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown			nown		
bit 15-3	Unimplemen	ted: Read as '	כ'						
bit 2-0	PCLKDIV<2:	0>: PWM Input	Clock Presca	ller (Divider) S	elect bits ⁽¹⁾				
	111 = Reserved								

110 = Divide by 64 101 = Divide by 32 100 = Divide by 16 011 = Divide by 8 010 = Divide by 4 001 = Divide by 2

yield unpredictable results.

REGISTER 16-2: PTCON2: PWM PRIMARY MASTER CLOCK DIVIDER SELECT REGISTER

Note 1: These bits should be changed only when PTEN = 0. Changing the clock selection during operation will

000 = Divide by 1, maximum PWM timing resolution (power-on default)

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	
			PTPER	<15:8>				
bit 15							bit 8	
R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-0	R/W-0	R/W-0	
PTPER<7:0>								
bit 7							bit 0	

REGISTER 16-3: PTPER: PRIMARY MASTER TIME BASE PERIOD REGISTER

Legend:				
R = Readable bit	W = Writable bit	ble bit U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15-0 **PTPER<15:0>:** Primary Master Time Base (PMTMR) Period Value bits

REGISTER 16-4: SEVTCMP: PWM PRIMARY SPECIAL EVENT COMPARE REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			SEVTC	MP<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			SEVTO	CMP<7:0>			
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit		oit	U = Unimplemented bit, read as '0'				
-n = Value at POR '1'		'1' = Bit is set	'1' = Bit is set		ared	x = Bit is unknown	

bit 15-0 SEVTCMP<15:0>: Special Event Compare Count Value bits

^{© 2011-2012} Microchip Technology Inc.

R/W-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	
CHPCLKEN	_	—	—	—	_	CHOF	P<9:8>	
bit 15							bit 8	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
			CHOP	P<7:0>				
bit 7							bit 0	
Legend:								
R = Readable	bit	W = Writable bit		U = Unimplemented bit, read as '0'				
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown		
bit 15 bit 14-10 bit 9-0	1 = Chop cloo 0 = Chop cloo Unimplemen CHOP<9:0>: The frequence	Enable Chop ck generator is ck generator is ted: Read as ' Chop Clock D y of the chop c ncy = (FP/PCL	enabled disabled 0' ivider bits clock signal is g	given by the fo	llowing expressi	on:		

REGISTER 16-5: CHOP: PWM CHOP CLOCK GENERATOR REGISTER

REGISTER 16-6: MDC: PWM MASTER DUTY CYCLE REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
		MDC	<15:8>				
						bit 8	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
		MDC	C<7:0>				
						bit 0	
R = Readable bit W = Writable bit			U = Unimplemented bit, read as '0'				
-n = Value at POR (1' = Bit is set			'0' = Bit is cleared x = Bit is unknow			nown	
	R/W-0	R/W-0 R/W-0	MDC R/W-0 R/W-0 R/W-0 MDC	MDC<15:8> R/W-0 R/W-0 R/W-0 MDC<7:0> MDC<7:0>	MDC<15:8> $R/W-0 R/W-0 R/W-0 R/W-0$ $MDC<7:0>$ bit W = Writable bit U = Unimplemented bit, read	MDC<15:8> $R/W-0 R/W-0 R/W-0 R/W-0 R/W-0$ $MDC<7:0>$ $W = Writable bit U = Unimplemented bit, read as '0'$	

bit 15-0 MDC<15:0>: Master PWM Duty Cycle Value bits

HS/HC-0	HS/HC-0	HS/HC-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
FLTSTAT ⁽¹) CLSTAT ⁽¹⁾	TRGSTAT	FLTIEN	CLIEN	TRGIEN	ITB ⁽²⁾	MDCS ⁽²⁾
bit 15							bit 8
R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
DT	⁻ C<1:0>	DTCP ⁽³⁾	—	MTBS	CAM ^(2,4)	XPRES ⁽⁵⁾	IUE ⁽²⁾
bit 7							bit C
Legend:		HC = Cleared	in Hardware	HS = Set in I	Hardware		
R = Readab	le bit	W = Writable	bit	U = Unimple	mented bit, read	l as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown
			(1)				
bit 15		ult Interrupt Sta					
		rrupt is pending	•				
		ared by setting					
bit 14		rent-Limit Inter		[1]			
	1 = Current-li	mit interrupt is	pending				
		nt-limit interrup					
1:1.40		ared by setting					
bit 13		igger Interrupt					
		terrupt is pend r interrupt is pe					
		ared by setting					
bit 12	FLTIEN: Faul	t Interrupt Ena	ble bit				
		rrupt is enable					
		rrupt is disable		T bit is cleare	d		
bit 11		ent-Limit Interru					
		mit interrupt er mit interrupt di		STAT hit is cle	ared		
bit 10		iger Interrupt E					
	•	event generate		request			
		vent interrupts			bit is cleared		
bit 9		dent Time Bas					
		register provide			PWM generator ator		
bit 8	MDCS: Maste	er Duty Cycle F	Register Select	t bit ⁽²⁾			
	1 = MDC regi	ster provides o	luty cycle infor	mation for this	s PWM generate		
	0 = PDCx reg	ister provides	duty cycle info	rmation for thi	s PWM generat	or	
Note 1: S	Software must clea	ar the interrupt	status here ar	nd in the corre	sponding IFS bi	t in the interrup	t controller.
2: T	hese bits should	not be change	d after the PW	M is enabled ((PTEN = 1).		
	DTC<1:0> = 11 fo				•		
	The Independent 7 CAM bit is ignored		8 = 1) mode mi	ust be enabled	to use Center-	Aligned mode.	lf ITB = 0, the

REGISTER 16-7: PWMCONX: PWM CONTROL REGISTER

5: To operate in External Period Reset mode, the ITB bit must be '1' and the CLMOD bit in the FCLCONx register must be '0'.

REGISTER 16-7: PWMCONx: PWM CONTROL REGISTER (CONTINUED)

bit 7-6	5	DTC<1:0>: Dead-Time Control bits
		11 = Dead-Time Compensation mode
		10 = Dead-time function is disabled
		01 = Negative dead time actively applied for Complementary Output mode
		00 = Positive dead time actively applied for all output modes
bit 5		DTCP: Dead-Time Compensation Polarity bit ⁽³⁾
		When set to '1':
		If DTCMPx = 0, PWMLx is shortened and PWMHx is lengthened. If DTCMPx = 1, PWMHx is shortened and PWMLx is lengthened.
		•
		When set to '0': If DTCMPx = 0, PWMHx is shortened and PWMLx is lengthened.
		If DTCMPx = 1, PWMLx is shortened and PWMHx is lengthened.
bit 4		Unimplemented: Read as '0'
bit 3		MTBS: Master Time Base Select bit
		1 = PWM generator uses the secondary master time base for synchronization and as the clock source
		for the PWM generation logic (if secondary time base is available)
		0 = PWM generator uses the primary master time base for synchronization and as the clock source
		for the PWM generation logic
bit 2		CAM: Center-Aligned Mode Enable bit ^(2,4)
		1 = Center-Aligned mode is enabled
		0 = Edge-Aligned mode is enabled
bit 1		XPRES: External PWM Reset Control bit ⁽⁵⁾
		1 = Current-limit source resets the time base for this PWM generator if it is in Independent Time Base mode
		0 = External pins do not affect PWM time base
bit 0		IUE: Immediate Update Enable bit
		1 = Updates to the active MDC/PDCx/DTx/ALTDTRx/PHASEx registers are immediate
		0 = Updates to the active MDC/PDCx/DTx/ALTDTRx/PHASEx registers are synchronized to the
		PWM time base
Note	1.	Software must clear the interrupt status here and in the corresponding IFS bit in the interrupt controller.
11010	1. 2:	These bits should not be changed after the PWM is enabled (PTEN = 1).
	2. 3:	DTC<1:0> = 11 for DTCP to be effective; otherwise, DTCP is ignored.
	э.	

- 4: The Independent Time Base (ITB = 1) mode must be enabled to use Center-Aligned mode. If ITB = 0, the CAM bit is ignored.
- **5:** To operate in External Period Reset mode, the ITB bit must be '1' and the CLMOD bit in the FCLCONx register must be '0'.

REGISTER 16-8: PDCx: PWM GENERATOR DUTY CYCLE REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
			PDC	x<15:8>				
bit 15							bit 8	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
			PDC	x<7:0>				
bit 7							bit 0	
Legend:								
R = Readable	R = Readable bit W = Writable bit			U = Unimplemented bit, read as '0'				
-n = Value at P	-n = Value at POR (1' = Bit is set			'0' = Bit is cleared x = Bit is unknown				

bit 15-0 PDCx<15:0>: PWM Generator # Duty Cycle Value bits

REGISTER 16-9: PHASEX: PWM PRIMARY PHASE SHIFT REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
			PHASE	x<15:8>				
pit 15							bit 8	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
			PHASE	Ex<7:0>				
bit 7							bit C	
Legend:	L:4		-:4		nonted bit was			
R = Readable	bit	W = Writable I	DIT	U = Unimplemented bit, read as '0'				
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown		
bit 15-0 Note 1: If I [*]		5:0>: PWM Phas Nx<9>) = 0, the f		·			WM Generato	
		, Redundant and = Phase shift va		• •	•	CON<11:10>) =	00, 01 or 10),	
		Nx<9>) = 1, the f , Redundant and					00,01 or 10)	

PHASEx<15:0> = Independent time base period value for PWMxH and PWMxL

© 2011-2012 Microchip Technology Inc.

REGISTER 16-10: DTRx: PWM DEAD-TIME REGISTER

U-0	U-0	R/W-0		R/W-0		R/W-0				
0-0	0-0	rt/VV-U	R/W-0	K/W-U	R/W-0	K/W-U	R/W-0			
—	_		DTRx<13:8>							
bit 15							bit 8			
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
			DTR	x<7:0>						
bit 7							bit 0			
Legend:										
R = Readable bit W = Writable bit		bit	U = Unimplemented bit, read as '0'							
-n = Value at POR		'1' = Bit is set	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown			

bit 15-14 Unimplemented: Read as '0'

bit 13-0 DTRx<13:0>: Unsigned 14-bit Dead-Time Value bits for PWMx Dead-Time Unit

REGISTER 16-11: ALTDTRx: PWM ALTERNATE DEAD-TIME REGISTER


U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
—	—		ALTDTRx<13:8>							
bit 15							bit 8			
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
			ALTD1	⁻ Rx<7:0>						
bit 7							bit 0			
Legend:										
R = Readable bit W = Writable bit			bit	U = Unimplemented bit, read as '0'						
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is un			nown			
					aieu					

bit 15-14 Unimplemented: Read as '0'

bit 13-0 ALTDTRx<13:0>: Unsigned 14-bit Dead-Time Value bits for PWMx Dead-Time Unit

R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0				
	TRGD	IV<3:0>		—	—	—	_				
bit 15							bit 8				
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
	—			TRGST	RT<5:0>						
bit 7							bit C				
Legend:											
R = Readable	e bit	W = Writable	bit	U = Unimplem	ented bit, read	as '0'					
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkno	own				
bit 15-12		0>: Trigger # Ou	•								
	1111 = Trigger output for every 16th trigger event										
	1110 = Trigger output for every 15th trigger event 1101 = Trigger output for every 14th trigger event										
		ger output for ev ger output for ev									
		ger output for ev									
		ger output for ev									
		ger output for ev									
	1000 = Trigger output for every 9th trigger event										
	0111 = Trigger output for every 8th trigger event										
	0110 = Trigger output for every 7th trigger event 0101 = Trigger output for every 6th trigger event										
		ger output for ev ger output for ev									
	0011 = Trigger output for every 4th trigger event 0010 = Trigger output for every 3rd trigger event										
	0001 = Trigger output for every 2nd trigger event										
	0000 = Trig g	ger output for ev	ery trigger ev	ent							
bit 11-6	Unimpleme	nted: Read as '	כי								
bit 5-0	TRGSTRT<	5:0>: Trigger Po	stscaler Start	Enable Select I	oits						
	111111 = W	/ait 63 PWM cyc	les before ge	nerating the firs	t trigger event a	after the module	e is enabled				
	•										
	•										
	•										
		/ait 2 PWM cycle									
		/ait 1 PWM cycle	es before gen	erating the first							
				erating the first							

REGISTER 16-12: TRGCONX: PWM TRIGGER CONTROL REGISTER



^{© 2011-2012} Microchip Technology Inc.

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
PENH	PENL	POLH	POLL	PMOD.	<1:0> ⁽¹⁾	OVRENH	OVRENL				
bit 15							bit				
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
OVRI	DAT<1:0>	FLTDA	\T<1:0>	CLDA	Г<1:0>	SWAP	OSYNC				
bit 7							bit				
Legend:											
R = Readabl	le bit	W = Writable	bit	U = Unimplem	ented bit, rea	d as '0'					
-n = Value at	POR	'1' = Bit is se	t	'0' = Bit is clea	ared	x = Bit is unkr	iown				
bit 15		xH Output Pin	•								
	1 = PWM module controls PWMxH pin 0 = GPIO module controls PWMxH pin										
bit 14		xL Output Pin	•								
	1 = PWM module controls PWMxL pin										
	0 = GPIO module controls PWMxL pin POLH: PWMxH Output Pin Polarity bit										
bit 13		•	,								
		pin is active-lov pin is active-hig									
bit 12		xL Output Pin I	5								
	1 = PWMxL p	oin is active-lov	V								
	0 = PWMxL pin is active-high PMOD<1:0>: PWM # I/O Pin Mode bits ⁽¹⁾										
bit 11-10	11 = Reserved; do not use										
		10 = PWM I/O pin pair is in the Push-Pull Output mode									
	01 = PWM I/O pin pair is in the Redundant Output mode										
	00 = PWM I/0	O pin pair is in	the Compleme	entary Output m	ode						
bit 9	OVRENH: Override Enable for PWMxH Pin bit										
	1 = OVRDAT<1> controls output on PWMxH pin 0 = PWM generator controls PWMxH pin										
bit 8	•	OVRENL: Override Enable for PWMxL Pin bit									
		<0> controls o nerator controls		xL pin							
bit 7-6	0 = PWM generator controls PWMxL pin OVRDAT<1:0>: Data for PWMxH, PWMxL Pins if Override is Enabled bits										
		If OVERENH = 1, PWMxH is driven to the state specified by $OVRDAT<1>$.									
	If OVERENL	= 1, PWMxL is	driven to the	state specified I	oy OVRDAT<	0>.					
bit 5-4	FLTDAT<1:0	>: Data for PW	/MxH and PWI	MxL Pins if FLT	MOD is Enab	ed bits					
				state specified b							
hit 2 2				tate specified b	-						
bit 3-2											
	If current-limit is active, PWMxH is driven to the state specified by CLDAT<1>. If current-limit is active, PWMxL is driven to the state specified by CLDAT<0>.										

REGISTER 16-13: IOCONX: PWM I/O CONTROL REGISTER⁽²⁾

Note 1: These bits should not be changed after the PWM module is enabled (PTEN = 1).

2: If the PWMLOCK Configuration bit (FOSCSEL<6>) is a '1', the IOCONx register can only be written after the unlock sequence has been executed.

REGISTER 16-13: IOCONx: PWM I/O CONTROL REGISTER⁽²⁾ (CONTINUED)

bit 1	SWAP: SWAP PWMxH and PWMxL Pins bit
	1 = PWMxH output signal is connected to PWMxL pins; PWMxL output signal is connected to PWMxH pins
	0 = PWMxH and PWMxL pins are mapped to their respective pins
bit 0	OSYNC: Output Override Synchronization bit
	 1 = Output overrides via the OVRDAT<1:0> bits are synchronized to the PWM time base 0 = Output overrides via the OVDDAT<1:0> bits occur on the next CPU clock boundary
Note 1:	These bits should not be changed after the PWM module is enabled (PTEN = 1).
2:	If the PWMLOCK Configuration bit (FOSCSEL<6>) is a '1', the IOCONx register can only be written after the unlock sequence has been executed.

^{© 2011-2012} Microchip Technology Inc.

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			TRGCI	MP<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			TRGC	MP<7:0>			
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit		bit	U = Unimplemented bit, read as '0'				
-n = Value at POR		'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown	

REGISTER 16-14: TRIGX: PWM PRIMARY TRIGGER COMPARE VALUE REGISTER

bit 15-0 TRGCMP<15:0>: Trigger Control Value bits

When the primary PWM functions in local time base, this register contains the compare values that can trigger the ADC module.

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
—			CLSRC<4:0	>		CLPOL ⁽²⁾	CLMOD				
bit 15							bit				
R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-0	R/W-0	R/W-0				
		FLTSRC<4:0>			FLTPOL ⁽²⁾	FLTMO	D<1:0>				
bit 7							bit				
Legend:											
R = Readable	e bit	W = Writable	bit	U = Unimple	mented bit, read	d as '0'					
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cl	eared	x = Bit is unknown					
bit 15	Unimplom	ntod: Pood as '	-,'								
bit 14-10	-	ented: Read as '(al Source Sole	ot hito for DW/M	Concretor #					
511 14-10	CLSRC<4:0>: Current-Limit Control Signal Source Select bits for PWM Generator #										
	11111 = Fault 32										
	11110 = Reserved										
	•										
	•										
	01100 = Reserved										
	01011 = Comparator 4										
	01010 = Op amp/Comparator 3										
	01001 = Op amp/Comparator 2										
	01000 = Op amp/Comparator 1										
	00111 = Reserved										
	00110 = Reserved 00101 = Reserved										
	00101 = Reserved										
	00011 = Fault 4										
	00010 = Fault 3										
	00001 = Fault 2										
	00000 = Fault 1 (default)										
bit 9	CLPOL: Current-Limit Polarity bit for PWM Generator # ⁽²⁾										
	1 = The selected current-limit source is active-low										
	0 = The selected current-limit source is active-high										
bit 8	CLMOD: Current-Limit Mode Enable bit for PWM Generator #										
		-Limit mode is en -Limit mode is dis									
		Configuration b		_<6>) is a '1', tl	he IOCONx regi	ster can only be	e written afte				
	-	ence has been ex				ation de la c					
<u>y</u> In	ILICO NITE ENOLII	<u>n na chandad an</u>		m = n (incondu		ACTION ALLEINA ON					

REGISTER 16-15: FCLCONx: PWM FAULT CURRENT-LIMIT CONTROL REGISTER⁽¹⁾

2: These bits should be changed only when PTEN = 0. Changing the clock selection during operation will yield unpredictable results.

REGISTER 16-15: FCLCONx: PWM FAULT CURRENT-LIMIT CONTROL REGISTER⁽¹⁾ (CONTINUED)

- bit 7-3 **FLTSRC<4:0>:** Fault Control Signal Source Select bits for PWM Generator # 11111 = Fault 32 (default)
- 11110 = Reserved 01100 = Reserved 01011 = Comparator 4 01010 = Op amp/Comparator 3 01001 = Op amp/Comparator 2 01000 = Op amp/Comparator 1 00111 = Reserved 00110 = Reserved 00101 = Reserved 00100 = Reserved 00011 = Fault 4 00010 = Fault 3 00001 = Fault 2 00000 = Fault 1 bit 2 FLTPOL: Fault Polarity bit for PWM Generator #(2) 1 = The selected Fault source is active-low 0 = The selected Fault source is active-high bit 1-0 FLTMOD<1:0>: Fault Mode bits for PWM Generator # 11 = Fault input is disabled 10 = Reserved 01 = The selected Fault source forces PWMxH, PWMxL pins to FLTDAT values (cycle)
 - 00 = The selected Fault source forces PWMxH, PWMxL pins to FLTDAT values (latched condition)
 - **Note 1:** If the PWMLOCK Configuration bit (FOSCSEL<6>) is a '1', the IOCONx register can only be written after the unlock sequence has been executed.
 - **2:** These bits should be changed only when PTEN = 0. Changing the clock selection during operation will yield unpredictable results.

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0				
PHR	PHF	PLR	PLF	FLTLEBEN	CLLEBEN	_	_				
bit 15							bit 8				
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
_	—	BCH	BCL	BPHH	BPHL	BPLH	BPLL				
bit 7							bit				
Legend:											
R = Readable	e bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'					
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown							
bit 15	PHR: PWMxł	H Rising Edge	Trigger Enabl	le bit							
				ading-Edge Bla							
hit 11	-			edge of PWM	KH						
bit 14		H Falling Edge	••	e bit ading-Edge Bla	anking counter						
	•	•		• •	•						
bit 13	 0 = Leading-Edge Blanking ignores falling edge of PWMxH PLR: PWMxL Rising Edge Trigger Enable bit 										
	1 = Rising edge of PWMxL will trigger Leading-Edge Blanking counter										
	-			edge of PWM	٨L						
bit 12	PLF: PWMxL Falling Edge Trigger Enable bit										
	 = Falling edge of PWMxL will trigger Leading-Edge Blanking counter = Leading-Edge Blanking ignores falling edge of PWMxL 										
bit 11	FLTLEBEN: Fault Input Leading-Edge Blanking Enable bit										
	1 = Leading-	Edge Blanking	is applied to s	selected Fault ir	nput						
bit 10	0 = Leading-Edge Blanking is not applied to selected Fault input CLLEBEN: Current-Limit Leading-Edge Blanking Enable bit										
	1 = Leading-	Edge Blanking	is applied to s	selected current	t-limit input						
bit 9-6	0 = Leading-Edge Blanking is not applied to selected current-limit input Unimplemented: Read as '0'										
bit 5	BCH: Blanking in Selected Blanking Signal High Enable bit ⁽¹⁾										
	1 = State blanking (of current-limit and/or Fault input signals) when selected blanking signal is high										
	0 = No blanking when selected blanking signal is high										
bit 4	BCL: Blanking in Selected Blanking Signal Low Enable bit ⁽¹⁾										
	 1 = State blanking (of current-limit and/or Fault input signals) when selected blanking signal is low 0 = No blanking when selected blanking signal is low 										
bit 3	BPHH: Blanking in PWMxH High Enable bit										
	 1 = State blanking (of current-limit and/or Fault input signals) when PWMxH output is high 0 = No blanking when PWMxH output is high 										
bit 2	BPHL: Blanking in PWMxH Low Enable bit										
		nking (of currer			nals) when PWM	IxH output is Ic	W				
bit 1	BPLH: Blanking in PWMxL High Enable bit										
		nking (of currer			nals) when PWN	lxL output is hi	gh				
bit 0	BPLL: Blanki	ing in PWMxL I	_ow Enable b	it							
		nking (of currer			nals) when PWM	IxL output is lo	w				

REGISTER 16-16: LEBCONX: LEADING-EDGE BLANKING CONTROL REGISTER

Note 1: The blanking signal is selected via the BLANKSEL bits in the AUXCONx register.

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	
_	—	_	LEB<11:8>				
bit 15						bit 8	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
		LEE	3<7:0>				
bit 7						bit 0	
R = Readable bit W = Writable b		bit	U = Unimplen	U = Unimplemented bit, read as '0'			
-n = Value at POR '1' = Bit is se			'0' = Bit is cleared x = Bit is unknown			nown	
	R/W-0	R/W-0 R/W-0	— — — R/W-0 R/W-0 R/W-0 LEE bit W = Writable bit	— — — R/W-0 R/W-0 R/W-0 LEB<7:0> bit W = Writable bit U = Unimpler	— — LEE R/W-0 R/W-0 R/W-0 R/W-0 LEB<7:0>	— — — LEB<11:8> R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 LEB<7:0> U = Unimplemented bit, read as '0' U = Unimplemented bit, read as '0'	

REGISTER 16-17: LEBDLYx: LEADING-EDGE BLANKING DELAY REGISTER

bit 15-12 Unimplemented: Read as '0'

bit 11-0 LEB<11:0>: Leading-Edge Blanking Delay bits for Current-Limit and Fault Inputs

	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0			
	_		—		BLANK	SEL<3:0>				
bit 15				·			bit			
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
_	_		CHOP	SEL<3:0>		CHOPHEN	CHOPLEN			
bit 7							bit			
Legend:										
R = Readab	le bit	W = Writable	bit	U = Unimplem	nented bit, rea	d as '0'				
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown			
bit 15-12	Unimplemer	ted: Read as '	0'							
bit 11-8	BLANKSEL<3:0>: PWM State Blank Source Select bits									
		L bits in the LE			and/or Fault ir	nput signals (if e	nabled via t			
	•									
	•									
	0100 = Reserved 0011 = PWM3H selected as state blank source 0010 = PWM2H selected as state blank source 0001 = PWM1H selected as state blank source 0000 = No state blanking									
		ted: Read as '	0'							
JIL /-10	CHOPSEL<3:0>: PWM Chop Clock Source Select bits									
	CHOPSEL<3	:0>: PWM Cho	p Clock Sour	ce Select bits						
		signal will enal	-	ce Select bits le (CHOP) the s	elected PWM	outputs.				
	The selected	signal will enal	-		elected PWM	outputs.				
	The selected	signal will enal	-		elected PWM	outputs.				
bit 7-6 bit 5-2	The selected 1001 = Rese • •	signal will ena rved	-		elected PWM	outputs.				
	The selected 1001 = Rese • • • 0100 = Rese 0011 = PWM 0010 = PWM 0001 = PWM	signal will enal rved 3H selected as 2H selected as 1H selected as	S CHOP clock CHOP clock CHOP clock	le (CHOP) the s source source		outputs.				
bit 5-2	The selected 1001 = Rese • • 0100 = Rese 0011 = PWM 0010 = PWM 0001 = PWM 0000 = Chop CHOPHEN: 1	signal will enal rved 3H selected as 2H selected as 1H selected as clock generato 2WMxH Outpu	S CHOP clock CHOP clock CHOP clock CHOP clock CHOP clock or selected as t Chopping Er	source source source source cHOP clock so nable bit		outputs.				
bit 5-2	The selected 1001 = Rese • • • 0100 = Rese 0011 = PWM 0010 = PWM 0001 = PWM 0000 = Chop CHOPHEN: I 1 = PWMxH •	signal will enal rved 3H selected as 2H selected as 1H selected as clock generate	CHOP clock CHOP clock CHOP clock CHOP clock CHOP clock cr selected as t Chopping Er on is enabled	source source source cHOP clock so nable bit		outputs.				
bit 5-2 bit 1	The selected 1001 = Rese • • 0100 = Rese 0011 = PWM 0010 = PWM 0001 = PWM 0000 = Chop CHOPHEN: I 1 = PWMxH 0 0 = PWMxH 0	signal will enal rved 3H selected as 2H selected as 1H selected as clock generate 2WMxH Outpu chopping functi	S CHOP clock S CHOP clock S CHOP clock S CHOP clock S CHOP clock T selected as t Chopping Er on is enabled on is disable	source source source cHOP clock so nable bit		outputs.				
	The selected 1001 = Rese • • 0100 = Rese 0011 = PWM 0010 = PWM 0001 = PWM 0000 = Chop CHOPHEN: I 1 = PWMxH 0 0 = PWMxH 0 CHOPLEN: F 1 = PWMxL 0	signal will enal rved 3H selected as 2H selected as 1H selected as clock generate PWMxH Outpur chopping function	CHOP clock CHOP clock CHOP clock CHOP clock CHOP clock The clock Chopping Er on is enabled Chopping En on is enabled	source source source cHOP clock so nable bit d able bit		outputs.				

REGISTER 16-18: AUXCONX: PWM AUXILIARY CONTROL REGISTER

NOTES:

17.0 QUADRATURE ENCODER INTERFACE (QEI) MODULE (dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X DEVICES ONLY)

- Note 1: This data sheet summarizes the features dsPIC33EPXXXGP50X. of the dsPIC33EPXXXMC20X/50X, and PIC24EPXXXGP/MC20X families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 15. "Quadrature Encoder Interface (QEI)" (DS70601) of "dsPIC33E/PIC24E Family the Reference Manual', which is available from the Microchip web site (www.microchip.com).
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.


This chapter describes the Quadrature Encoder Interface (QEI) module and associated operational modes. The QEI module provides the interface to incremental encoders for obtaining mechanical position data.

The operational features of the QEI module include:

- 32-bit position counter
- 32-bit Index pulse counter
- 32-bit Interval timer
- · 16-bit velocity counter
- 32-bit Position Initialization/Capture/Compare High register
- 32-bit Position Compare Low register
- x4 Quadrature Count mode
- External Up/Down Count mode
- External Gated Count mode
- External Gated Timer mode
- Internal Timer mode

Figure 17-1 illustrates the QEI block diagram.

^{© 2011-2012} Microchip Technology Inc.



DS70657F-page 250

17.1 QEI Resources

Many useful resources are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note:	In the event you are not able to access the product page using the link above, enter this URL in your browser:
	http://www.microchip.com/wwwproducts/ Devices.aspx?dDocName=en555464

17.1.1 KEY RESOURCES

- Section 15. "Quadrature Encoder Interface" (DS70601)
- Code Samples
- Application Notes
- Software Libraries
- · Webinars
- All related dsPIC33E/PIC24E Family Reference Manuals Sections
- Development Tools

^{© 2011-2012} Microchip Technology Inc.

17.2 QEI Control Registers

R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
QEIEN	—	QEISIDL		PIMOD<2:0>(1)	IMV<1:0> ⁽²⁾				
bit 15		÷					bit			
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
		INTDIV<2:0>(3)		CNTPOL	GATEN	CCM	<1:0>			
bit 7	•						bit			
Legend:										
R = Readable	bit	W = Writable	bit	U = Unimpler	nented bit, read	l as '0'				
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown			
bit 15	1 = Module	adrature Encode counters are ena counters are disa	abled							
bit 14	Unimpleme	nted: Read as 'd)'							
bit 13	QEISIDL: St	top in Idle Mode	bit							
		nue module oper e module operati			le mode					
bit 12-10	PIMOD<2:0>: Position Counter Initialization Mode Select bits ⁽¹⁾									
	100 = Secor regist 011 = First i 010 = Next i 001 = Every	ndex event after index input even r Index input eve	fter home ev home event t initializes th nt resets the	ent initializes po initializes positi ne position count position counte	on counter with ter with conter	with contents of QE	QEI1IC			
bit 9-8	000 = Index input event does not affect position counter IMV<1:0>: Index Match Value bits ⁽²⁾									
	10 = Index r 01 = Index r	match occurs wh match occurs wh match occurs wh nput event does	en QEB = 1 en QEB = 0	and QEA = 0 and QEA = 1						
bit 7	Unimpleme	nted: Read as 'o	כ'							
bit 6-4		Timer Input C nter and index co				nain timer (pos	ition counter			
	111 = 1:128 110 = 1:64 p 101 = 1:32 p 100 = 1:16 p 011 = 1:8 pr 010 = 1:4 pr 001 = 1:2 pr	prescale value prescale value prescale value prescale value rescale value rescale value rescale value rescale value								
	en CCM = 10 pred.	or CCM = 11, a	ll of the QEI	counters operat	e as timers and	I the PIMOD<2	:0> bits are			
		and QEA and Q	FB values n	natch Index Mate	ch Value (IMV)	the POSCNTH	land			

REGISTER 17-1: QEI1CON: QEI CONTROL REGISTER

2: When CCM = 00 and QEA and QEB values match Index Match Value (IMV), the POSCNTH and POSCNTL registers are reset.

3: The selected clock rate should be at least twice the expected maximum quadrature count rate.

REGISTER 17-1: QEI1CON: QEI CONTROL REGISTER (CONTINUED)

bit 3	CNTPOL: Position and Index Counter/Timer Direction Select bit
	 1 = Counter direction is negative unless modified by external Up/Down signal 0 = Counter direction is positive unless modified by external Up/Down signal
bit 2	GATEN: External Count Gate Enable bit
	 1 = External gate signal controls position counter operation 0 = External gate signal does not affect position counter/timer operation
bit 1-0	CCM<1:0>: Counter Control Mode Selection bits
	 11 = Internal timer mode with optional external count is selected 10 = External clock count with optional external count is selected 01 = External clock count with external up/down direction is selected 00 = Quadrature Encoder Interface (x4 mode) count mode is selected

- **Note 1:** When CCM = 10 or CCM = 11, all of the QEI counters operate as timers and the PIMOD<2:0> bits are ignored.
 - 2: When CCM = 00 and QEA and QEB values match Index Match Value (IMV), the POSCNTH and POSCNTL registers are reset.
 - 3: The selected clock rate should be at least twice the expected maximum quadrature count rate.

^{© 2011-2012} Microchip Technology Inc.

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
QCAPEN	FLTREN		QFDIV<2:0>		OUTFN	C<1:0>	SWPAB				
bit 15	•						bit 8				
R/W-0	R/W-0	R/W-0	R/W-0	R-x	R-x	R-x	R-x				
HOMPOL	IDXPOL	QEBPOL	QEAPOL	HOME	INDEX	QEB	QEA				
bit 7							bit C				
Legend:											
R = Readable	bit	W = Writable	bit	U = Unimplem	nented bit, read	l as '0'					
-n = Value at F	POR	'1' = Bit is set	t	'0' = Bit is clea	ared	x = Bit is unk	nown				
bit 15	QCAPEN: Po	osition Counter	- Input Capture	e Enable bit							
	1 = Positive e	edge detect of	Home input tri	ggers position a							
bit 14		•	•	oes not trigger a gital Filter Enab	•						
51(14		Digital filter is	-								
		Digital filter is		,							
bit 13-11	QFDIV<2:0>: QEAx/QEBx/INDXx/HOMEx Digital Input Filter Clock Divide Select bits 111 = 1:256 clock divide										
	111 = 1:256 110 = 1:64 cl										
	101 = 1:32 cl										
	100 = 1:16 cl										
	011 = 1:8 clo	ock divide									
	010 = 1:4 clo										
	001 = 1:2 clo 000 = 1:1 clo										
bit 10-9			e Output Func	tion Mode Sele	ct bits						
			-	$QEI1LEC \ge PO$		GEC					
				$POSxCNT \leq QE$							
			es high when l	$POSxCNT \ge QE$	EI1GEC						
bit 8	00 = Output i	is disabled ap QEA and Q	ER Inpute hit								
		d QEBx are sw	•	auadraturo do	codor logic						
	0 = QEAx and 0										
		d QEBx are no	t swapped	quadrature de	coder logic						
bit 7		OMEx Input Po									
bit 7	1 = Input is ir	OMEx Input Ponverted									
bit 7 bit 6	1 = Input is in 0 = Input is n	OMEx Input Ponverted	plarity Select b	it	couer logic						
	1 = Input is ir 0 = Input is n IDXPOL: HO 1 = Input is ir	OMEx Input Po nverted ot inverted MEx Input Pola nverted	plarity Select b	it							
bit 6	1 = Input is ir 0 = Input is n IDXPOL: HO 1 = Input is ir 0 = Input is n	OMEx Input Po overted ot inverted MEx Input Pol overted ot inverted	blarity Select b	it	coueriogic						
	1 = Input is ir 0 = Input is n IDXPOL: HO 1 = Input is ir 0 = Input is n QEBPOL: Qf	OMEx Input Po nverted ot inverted MEx Input Pola nverted ot inverted EBx Input Pola	blarity Select b	it	couer logic						
bit 6	1 = Input is ir 0 = Input is n IDXPOL: HO 1 = Input is ir 0 = Input is n	OMEx Input Po nverted ot inverted MEx Input Pola nverted ot inverted EBx Input Pola nverted	blarity Select b	it	coueriogic						
bit 6	1 = Input is in 0 = Input is n IDXPOL: HO 1 = Input is in 0 = Input is n QEBPOL: QE 1 = Input is in 0 = Input is n	OMEx Input Po nverted ot inverted MEx Input Pola nverted ot inverted EBx Input Pola nverted	blarity Select b arity Select bit rity Select bit	it							
bit 6 bit 5	1 = Input is ir 0 = Input is n IDXPOL: HO 1 = Input is ir 0 = Input is n QEBPOL: QE 1 = Input is ir 0 = Input is r QEAPOL: QE 1 = Input is ir	OMEx Input Po overted ot inverted MEx Input Pola overted ot inverted EBx Input Pola not inverted EAx Input Pola nverted	blarity Select b arity Select bit rity Select bit	it							
bit 6 bit 5 bit 4	1 = Input is in 0 = Input is n IDXPOL: HO 1 = Input is in 0 = Input is n QEBPOL: QE 1 = Input is in 0 = Input is in 0 = Input is in 0 = Input is n	OMEx Input Pol overted MEx Input Pole overted ot inverted EBx Input Pole not inverted EAx Input Pole not inverted EAx Input Pole not inverted	plarity Select bit arity Select bit rity Select bit rity Select bit	it							
bit 6 bit 5	1 = Input is in 0 = Input is n IDXPOL: HO 1 = Input is in 0 = Input is n QEBPOL: QE 1 = Input is in 0 = Input is in 0 = Input is in 0 = Input is n	OMEx Input Pol overted MEx Input Pola overted ot inverted EBx Input Pola not inverted EAx Input Pola not inverted not inverted not inverted sof HOMEx Ir	plarity Select bit arity Select bit rity Select bit rity Select bit	it	couel logic						

REGISTER 17-2: QEI1IOC: QEI I/O CONTROL REGISTER

REGISTER 17-2: QEI1IOC: QEI I/O CONTROL REGISTER (CONTINUED)

- bit 2
 INDEX: Status of INDXx Input Pin After Polarity Control

 1 = Pin is at logic '1'
 0 = Pin is at logic '0'

 bit 1
 QEB: Status of QEBx Input Pin After Polarity Control And SWPAB Pin Swapping

 1 = Pin is at logic '1'
 0 = Pin is at logic '1'

 0 = Pin is at logic '0'
 0 = Pin is at logic '0'

 bit 0
 QEA: Status of QEAx Input Pin After Polarity Control And SWPAB Pin Swapping

 1 = Pin is at logic '1'
 1 = Pin is at logic '1'
 - 0 = Pin is at logic '0'

^{© 2011-2012} Microchip Technology Inc.

U-0 U-0 HS, RC-0 RW-0 HS, RC-0 RW-0 HS, RC-0 RW-0 HS, RC-0 RW-0 PS, RC-0 RW-0 PS, RC-0 RW-0 PS, RC-0 POSOVIRA POS			-					
bit 15 bit 8 HS, RC-0 RW-0 HS, RC-0 RW-0 HS, RC-0 RW-0 PCIRQ ⁽¹⁾ PCIEN VELOVIRQ VELOVIEN HOMIRQ HOMIEN IDXIRQ IDXIRQ bit 7 Dit 0 VELOVIRQ VELOVIEN HOMIRQ HOMIEN IDXIRQ IDXIRQ bit 7 Dit 0 VELOVIRQ VELOVIEN HOMIRQ HOMIEN IDXIRQ IDXIRQ bit 7 Dit 0 VELOVIRQ VELOVIEN HOMIRQ HOMIEN IDXIRQ IDXIRQ bit 7 Dit 10 VELOVIRQ VELOVIEN U = Unimplemented: iDXIRQ IDXIRQ IDXIRQ bit 15 VELOVIRQ VELOVIRQ VELOVIRQ U = Unimplemented: iDXIRQ IDXIRQ IDXIRQ bit 13 PCHEGIRG: Position Counter Greater Than or Equal Compare Status bit 1 = POSXCNT < 0E11GEC	U-0	U-0	HS, RC-0	R/W-0	HS, RC-0	R/W-0	HS, RC-0	R/W-0
HS, RC-0 RW-0 HS, RC-0 RW-0 HS, RC-0 RW-0 HS, RC-0 RW-0 PCIIRQ ⁽¹⁾ PCIIEN VELOVIRQ VELOVIEN HOMIRQ HOMIRN IDXIRQ IDXIRQ bit 7 Bit 7 bit 0 bit 0 DXIRN bit 0 Legend: HS = Set by Hardware C = Cleared by Software R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 13 PCHEQIRQ: Position Counter Greater Than or Equal Compare Status bit 1 = POSXCNT > QEI1GEC bit 12 PCHEQIRQ: Position Counter Greater Than or Equal Compare Interrupt Enable bit 1 = Interrupt is disabled bit 11 PCLEQIRQ: Position Counter Greater Than or Equal Compare Interrupt Enable bit 1 = POSXCNT > QEI1GEC bit 11 PCLEQIRQ: Position Counter Less Than or Equal Compare Interrupt Enable bit 1 = POSXCNT > QEI1GEC bit 10 PCLEQIRD: Position Counter Overflow Status bit 1 = Overflow has occurred 0 = No overflow has occurred 0 = No overflow has occurred 0 = No overflow has occurred 0 = No overflow has occurred 0 = No overflow has occurred 0 = No overflow ha		_	PCHEQIRQ	PCHEQIEN	PCLEQIRQ	PCLEQIEN	POSOVIRQ	POSOVIEN
PCIIRQ ⁽¹⁾ PCIIEN VELOVIRQ VELOVIRN HOMIRQ HOMIRN IDXIRQ IDXIRQ bit 7 bit 0 bit 7 bit 0 bit 7 bit 0 Legend: HS = Set by Hardware C = Cleared by Software R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15-14 Unimplemented: Read as '0' U = Unimplemented bit, read as '0' = POSx0NT > QEI1GEC bit 13 PCHEQIR: Position Counter Greater Than or Equal Compare Status bit 1 = POSx0NT > QEI1GEC bit 11 PCLEQIR: Position Counter Less Than or Equal Compare Interrupt Enable bit 1 = Interrupt is enabled 0 = Interrupt is enabled 0 = Interrupt is disabled 0 = Interrupt is enabled 0 = No overflow has occurred 0 = No overflow has occurred 0 = No overflow has occurred 0 = No overflow has occurred 0 = Interrupt is disabled 0 = Interrupt is disabled bit 8 POSOUR: Position Counter Overflow Interrupt Enable bit 1 = Interrupt is disabled bit 7 POIRQ: Position Counter (Homing) Initialization Process Complete Status bif ⁽¹⁾ 1 = POSXOT was not	bit 15						-	bit 8
PCIIRQ ⁽¹⁾ PCIIEN VELOVIRQ VELOVIRN HOMIRQ HOMIRN IDXIRQ IDXIRQ bit 7 bit 0 bit 7 bit 0 bit 7 bit 0 Legend: HS = Set by Hardware C = Cleared by Software R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15-14 Unimplemented: Read as '0' U = Unimplemented bit, read as '0' = POSx0NT > QEI1GEC bit 13 PCHEQIR: Position Counter Greater Than or Equal Compare Status bit 1 = POSx0NT > QEI1GEC bit 11 PCLEQIR: Position Counter Less Than or Equal Compare Interrupt Enable bit 1 = Interrupt is enabled 0 = Interrupt is enabled 0 = Interrupt is disabled 0 = Interrupt is enabled 0 = No overflow has occurred 0 = No overflow has occurred 0 = No overflow has occurred 0 = No overflow has occurred 0 = Interrupt is disabled 0 = Interrupt is disabled bit 8 POSOUR: Position Counter Overflow Interrupt Enable bit 1 = Interrupt is disabled bit 7 POIRQ: Position Counter (Homing) Initialization Process Complete Status bif ⁽¹⁾ 1 = POSXOT was not								
bit 7 bit 0 Legend: HS = Set by Hardware C = Cleared by Software R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15-14 Unimplemented: Read as '0' - - - -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 13 PCHEQIRC: Position Counter Greater Than or Equal Compare Status bit - - 0 = POSXCNT < QEI1GEC	HS, RC-0	R/W-0	HS, RC-0	R/W-0	HS, RC-0	R/W-0	HS, RC-0	R/W-0
Legend: HS = Set by Hardware C = Cleared by Software R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15-14 Unimplemented: Read as '0' '0' = Bit is cleared x = Bit is unknown bit 13 PCHEQIRQ: Position Counter Greater Than or Equal Compare Status bit 1 = POSXCNT > QEI1GEC 0 = POSXCNT < QEI1GEC	PCIIRQ ⁽¹⁾	PCIIEN	VELOVIRQ	VELOVIEN	HOMIRQ	HOMIEN	IDXIRQ	IDXIEN
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' In = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15-14 Unimplemented: Read as '0' bit 13 PCHEQIRQ: Position Counter Greater Than or Equal Compare Status bit 1 = POSxCNT < QEHGEC	bit 7							bit 0
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' In = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15-14 Unimplemented: Read as '0' bit 13 PCHEQIRQ: Position Counter Greater Than or Equal Compare Status bit 1 = POSxCNT < QEHGEC	r							
-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15-14 Unimplemented: Read as '0' bit 13 PCHEGIRQ: Position Counter Greater Than or Equal Compare Status bit 1 = POSxCNT ≥ QEI1GEC 0 = POSxCNT ≥ QEI1GEC 0 = POSXCNT ≥ QEI1GEC bit 12 PCHEGIRQ: Position Counter Greater Than or Equal Compare Interrupt Enable bit 1 = Interrupt is disabled 0 = Interrupt is disabled 0 = Interrupt is disabled bit 11 PCLEQIRQ: Position Counter Less Than or Equal Compare Status bit 1 = POSXCNT ≤ QEI1LEC 0 = POSXCNT ≤ QEI1LEC 0 = POSXCNT ≤ QEI1LEC bit 10 PCLEQIEN: Position Counter Less Than or Equal Compare Interrupt Enable bit 1 = Interrupt is disabled 0 = Interrupt is disabled 0 = Interrupt is disabled bit 3 POSOVIRQ: Position Counter Overflow Status bit 1 = Overflow has occurred 0 = No overflow has occurred 0 = No overflow has occurred bit 4 POSIGN: Vasa reinitialized 0 = POSXCNT was reinitialized 0 = POSXCNT was reinitialized 0 = POSXCNT was reinitialized 0 = Interrupt is disabled bit 5 VELOVIRQ: Velocity Counter Overflow Interrupt Enable bit 1 = I	-		-			-		
bit 15-14 Unimplemented: Read as '0' bit 13 PCHEQIRQ: Position Counter Greater Than or Equal Compare Status bit 1 = POSXCNT < QEI1GEC					•			
bit 13 PCHEQIRQ: Position Counter Greater Than or Equal Compare Status bit 1 = POSxCNT < QEI1GEC	-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	IOWN
bit 13 PCHEQIRQ: Position Counter Greater Than or Equal Compare Status bit 1 = POSxCNT < QEI1GEC				- 1				
1 = POSxCNT > QEI1GEC 0 = POSxCNT < QEI1GEC		-				maara Statua b	.:4	
1 = Interrupt is enabled 0 = Interrupt is disabled bit 11 PCLEQIRQ: Position Counter Less Than or Equal Compare Status bit 1 = POSxCNT > QEI1LEC 0 = POSXCNT > QEI1LEC bit 10 PCLEQIEN: Position Counter Less Than or Equal Compare Interrupt Enable bit 1 = Interrupt is enabled 0 = Interrupt is disabled bit 9 POSOVIRQ: Position Counter Overflow Status bit 1 = Overflow has occurred 0 = No overflow has occurred bit 8 POSOVIEN: Position Counter Overflow Interrupt Enable bit 1 = Interrupt is enabled 0 = Interrupt is disabled bit 7 PCIIRQ: Position Counter Overflow Interrupt Enable bit 1 = Interrupt is enabled 0 = Interrupt is disabled bit 7 PCIIRQ: Position Counter (Homing) Initialization Process Complete Status bit ⁽¹⁾ 1 = POSXCNT was reinitialized 0 = POSXCNT was reinitialized 0 = No aperflow has occurred 0 = Interrupt is disabled bit 6 PCIEN: Position Counter Overflow Status bit 1 = Interrupt is enabled 0 = Interrupt is disabled bit 5 VELOVIRQ: Velocity Counter Overflow Status bit 1 = Interrupt is enabled 0 = Interrupt is disabled bit 4 VELOVIRQ: Velocity Counter Overf	DIL 13	1 = POSxCN	T ≥ QEI1GEC	er Greater ma	an or Equal CC	impare Status b	л	
1 = POSxCNT ≤ QEI1LEC 0 = POSxCNT > QEI1LEC bit 10 PCLEQIEN: Position Counter Less Than or Equal Compare Interrupt Enable bit 1 = Interrupt is enabled 0 0 = Interrupt is disabled 0 bit 9 POSOVIRQ: Position Counter Overflow Status bit 1 = Overflow has occurred 0 0 = No overflow has occurred 0 bit 8 POSOVIEN: Position Counter Overflow Interrupt Enable bit 1 = Interrupt is enabled 0 0 = Interrupt is disabled 0 bit 7 PCIRQ: Position Counter (Homing) Initialization Process Complete Status bit ⁽¹⁾ 1 = POSxCNT was reinitialized 0 0 = POSxCNT was not reinitialized 0 bit 6 PCIIEN: Position Counter (Homing) Initialization Process Complete Interrupt Enable bit 1 = Interrupt is enabled 0 0 = Interrupt is disabled 0 bit 5 VELOVIRQ: Velocity Counter Overflow Status bit 1 = Overflow has occurred 0 0 = No overflow has not occurred bit 4 VELOVIRQ: Velocity Counter Overflow Interrupt Enable bit 1 = Interrupt is disabled 0 bit 3 HOMIRQ: Status Flag for Home Event Status	bit 12	1 = Interrupt i	s enabled	er Greater Tha	an or Equal Co	mpare Interrupt	t Enable bit	
1 = Interrupt is enabled 0 = Interrupt is disabled bit 9 POSOVIRQ: Position Counter Overflow Status bit 1 = Overflow has occurred bit 8 POSOVIEN: Position Counter Overflow Interrupt Enable bit 1 = Interrupt is enabled 0 = Interrupt is enabled 0 = Interrupt is disabled 0 = Interrupt is disabled bit 7 PCIIRQ: Position Counter (Homing) Initialization Process Complete Status bit ⁽¹⁾ 1 = POSXCNT was reinitialized 0 = POSXCNT was not reinitialized bit 6 PCIIEN: Position Counter (Homing) Initialization Process Complete Interrupt Enable bit 1 = Interrupt is enabled 0 = Interrupt is enabled 0 = NOSXCNT was not reinitialized 0 bit 6 PCIIEN: Position Counter (Homing) Initialization Process Complete Interrupt Enable bit 1 = Interrupt is enabled 0 = Interrupt is enabled 0 = Interrupt is disabled 0 bit 5 VELOVIRQ: Velocity Counter Overflow Status bit 1 = Overflow has occurred 0 bit 4 VELOVIRN: Velocity Counter Overflow Interrupt Enable bit 1 = Interrupt is enabled 0 = Interrupt is disabled bit 3 HOMIRR: Status Flag for Home Event Status bit 1 = Home event has o	bit 11	1 = POSxCN	T ≤ QEI1LEC	er Less Than o	or Equal Comp	oare Status bit		
1 = Overflow has occurred 0 = No overflow has occurred bit 8 POSOVIEN: Position Counter Overflow Interrupt Enable bit 1 = Interrupt is enabled 0 = Interrupt is disabled bit 7 PCIIRQ: Position Counter (Homing) Initialization Process Complete Status bit ⁽¹⁾ 1 = POSxCNT was reinitialized 0 = POSxCNT was not reinitialized bit 6 PCIIEN: Position Counter (Homing) Initialization Process Complete interrupt Enable bit 1 = Interrupt is enabled 0 = POSxCNT was not reinitialized bit 6 PCIIEN: Position Counter (Homing) Initialization Process Complete interrupt Enable bit 1 = Interrupt is enabled 0 = Interrupt is enabled 0 = Interrupt is disabled 0 = Interrupt is disabled bit 5 VELOVIRQ: Velocity Counter Overflow Status bit 1 = Overflow has occurred 0 = No overflow has not occurred bit 4 VELOVIRU: Velocity Counter Overflow Interrupt Enable bit 1 = Interrupt is enabled 0 = Interrupt is enabled 0 = Interrupt is enabled 0 = Interrupt is enabled 0 = Interrupt is enabled 0 = Interrupt is enabled bit 3 HOMIRQ: Status Flag for Home Event Status bit 1 = Home event has occurred 0 = No Home event has occurred	bit 10	1 = Interrupt i	s enabled	er Less Than c	or Equal Comp	are Interrupt Er	nable bit	
1 = Interrupt is enabled 0 = Interrupt is disabledbit 7PCIIRQ: Position Counter (Homing) Initialization Process Complete Status bit 1 = POSxCNT was reinitialized 0 = POSxCNT was not reinitializedbit 6PCIIEN: Position Counter (Homing) Initialization Process Complete interrupt Enable bit 1 = Interrupt is enabled 0 = Interrupt is disabledbit 5VELOVIRQ: Velocity Counter Overflow Status bit 1 = Overflow has occurred 0 = No overflow has not occurredbit 4VELOVIEN: Velocity Counter Overflow Interrupt Enable bit 1 = Interrupt is enabled 0 = Interrupt is disabledbit 3HOMIRQ: Status Flag for Home Event Status bit 1 = Home event has occurred 0 = No Home event has occurredbit 4HOMIRQ: Status Flag for Home Event Status bit 1 = Home event has occurred 0 = No Home event has occurredbit 2HOMIEN: Home Input Event Interrupt Enable bit 1 = Interrupt is enabled 0 = No Home event has occurred	bit 9	1 = Overflow	has occurred		atus bit			
bit 7PCIIRQ: Position Counter (Homing) Initialization Process Complete Status bit ⁽¹⁾ 1 = POSxCNT was reinitialized 0 = POSxCNT was not reinitializedbit 6PCIIEN: Position Counter (Homing) Initialization Process Complete interrupt Enable bit 1 = Interrupt is enabled 0 = Interrupt is disabledbit 5VELOVIRQ: Velocity Counter Overflow Status bit 1 = Overflow has occurred 0 = No overflow has not occurredbit 4VELOVIEN: Velocity Counter Overflow Interrupt Enable bit 1 = Interrupt is enabled 0 = No overflow has not occurredbit 4VELOVIEN: Velocity Counter Overflow Interrupt Enable bit 1 = Interrupt is enabled 0 = Interrupt is disabledbit 3HOMIRQ: Status Flag for Home Event Status bit 1 = Home event has occurred 0 = No Home event has occurredbit 2HOMIEN: Home Input Event Interrupt Enable bit 1 = Interrupt is enabled 0 = No Home event has occurred	bit 8	1 = Interrupt i	s enabled	er Overflow In	terrupt Enable	bit		
1 = Interrupt is enabled 0 = Interrupt is disabled bit 5 VELOVIRQ: Velocity Counter Overflow Status bit 1 = Overflow has occurred 0 = No overflow has not occurred bit 4 VELOVIEN: Velocity Counter Overflow Interrupt Enable bit 1 = Interrupt is enabled 0 = Interrupt is disabled bit 3 HOMIRQ: Status Flag for Home Event Status bit 1 = Home event has occurred 0 = No Home event has occurred bit 2 HOMIEN: Home Input Event Interrupt Enable bit 1 = Interrupt is enabled	bit 7	PCIIRQ: Posi 1 = POSxCN	tion Counter (F T was reinitializ	ed	lization Proces	s Complete Sta	itus bit ⁽¹⁾	
1 = Overflow has occurred 0 = No overflow has not occurred bit 4 VELOVIEN: Velocity Counter Overflow Interrupt Enable bit 1 = Interrupt is enabled 0 = Interrupt is disabled bit 3 HOMIRQ: Status Flag for Home Event Status bit 1 = Home event has occurred 0 = No Home event has occurred bit 2 HOMIEN: Home Input Event Interrupt Enable bit 1 = Interrupt is enabled 1 = Interrupt is enabled	bit 6	1 = Interrupt i	s enabled	loming) Initial	ization Proces	s Complete inte	errupt Enable bi	t
1 = Interrupt is enabled 0 = Interrupt is disabled bit 3 HOMIRQ: Status Flag for Home Event Status bit 1 = Home event has occurred 0 = No Home event has occurred bit 2 HOMIEN: Home Input Event Interrupt Enable bit 1 = Interrupt is enabled	bit 5	1 = Overflow	has occurred		atus bit			
 1 = Home event has occurred 0 = No Home event has occurred bit 2 HOMIEN: Home Input Event Interrupt Enable bit 1 = Interrupt is enabled 	bit 4	1 = Interrupt i	s enabled	r Overflow Int	errupt Enable	bit		
1 = Interrupt is enabled	bit 3	HOMIRQ: Sta 1 = Home eve	atus Flag for Ho ent has occurre	d	tus bit			
	bit 2	1 = Interrupt i	s enabled	nt Interrupt En	able bit			

REGISTER 17-3: QEI1STAT: QEI STATUS REGISTER

Note 1: This status bit is only applicable to PIMOD<2:0> modes '011' and '100'.

REGISTER 17-3: QEI1STAT: QEI STATUS REGISTER (CONTINUED)

bit 1	IDXIRQ: Status Flag for Index Event Status bit 1 = Index event has occurred 0 = No Index event has occurred
bit 0	IDXIEN: Index Input Event Interrupt Enable bit 1 = Interrupt is enabled

- 0 =Interrupt is disabled
- Note 1: This status bit is only applicable to PIMOD<2:0> modes '011' and '100'.

^{© 2011-2012} Microchip Technology Inc.

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			POSC	NT<31:24>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			POSC	NT<23:16>			
bit 7							
ſ							
Legend:							
R = Readable	bit	W = Writable b	oit	U = Unimplen	nented bit, rea	d as '0'	
-n = Value at P	POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown			nown

REGISTER 17-4: POSxCNTH: POSITION COUNTER HIGH WORD REGISTER

bit 15-0 **POSCNT<31:16>:** High word used to form 32-bit Position Counter Register (POSxCNT) bits

REGISTER 17-5: POSxCNTL: POSITION COUNTER LOW WORD REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			POSC	NT<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			POSC	NT<7:0>			
bit 7	pit 7						bit C
Legend:							
R = Readable bit W = Writable bit		bit	U = Unimplemented bit, read as '0'				
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unl		x = Bit is unkr	nown

bit 15-0 **POSCNT<15:0>:** Low word used to form 32-bit Position Counter Register (POSxCNT) bits

REGISTER 17-6: POSxHLD: POSITION COUNTER HOLD REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			POSH	LD<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			POSH	ILD<7:0>			
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit		bit	U = Unimplemented bit, read as '0'				
-n = Value at POR		'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown	

bit 15-0 **POSHLD<15:0>:** Hold register bits for reading and writing POSxCNTH

REGISTER 17-7: VELxCNT: VELOCITY COUNTER REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			VELC	NT<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			VELC	NT<7:0>			
bit 7							bit 0
Legend:							
R = Readable I	bit	W = Writable I	bit	U = Unimplen	nented bit, rea	d as '0'	
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown			nown

bit 15-0 VELCNT<15:0>: Velocity Counter bits

REGISTER 17-8: INDXxCNTH: INDEX COUNTER HIGH WORD REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			INDXCI	NT<31:24>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			INDXCI	NT<23:16>			
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit U = Unimpleme			mented bit, read as '0'				
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown			nown

bit 15-0 INDXCNT<31:16>: High word used to form 32-bit Index Counter Register (INDXxCNT) bits

REGISTER 17-9: INDXxCNTL: INDEX COUNTER LOW WORD REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			INDXC	NT<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			INDX	CNT<7:0>			
bit 7							bit
Legend:							
R = Readable bit W = Writable bit		bit	U = Unimplemented bit, read as '0'				
-n = Value at POR '1' = Bit is set			'0' = Bit is cleared x = Bit is unknow			nown	

bit 15-0 INDXCNT<15:0>: Low word used to form 32-bit Index Counter Register (INDXxCNT) bits

^{© 2011-2012} Microchip Technology Inc.

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			INDXH	LD<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			INDXI	HLD<7:0>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable b	it	U = Unimpler	nented bit, rea	ad as '0'	
-n = Value at P	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unknown	

REGISTER 17-10: INDXxHLD: INDEX COUNTER HOLD REGISTER

bit 15-0 INDXHLD<15:0>: Hold register for reading and writing INDXxCNTH bits

REGISTER 17-11: QEI1ICH: INITIALIZATION/CAPTURE HIGH WORD REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			QEIIC	2<31:24>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			QEIIC	23:16>			
bit 7					bit 0		
Legend:							
R = Readable bit W = Writable bit		bit	U = Unimplemented bit, read as '0'				
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cleared x = Bit is un		x = Bit is unkr	nown

bit 15-0 **QEIIC<31:16>:** High word used to form 32-bit Initialization/Capture Register (QEI1IC) bits

REGISTER 17-12: QEI1ICL: INITIALIZATION/CAPTURE LOW WORD REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			QEII	C<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			QEII	C<7:0>			
bit 7							bit (
Legend:							
R = Readable bit W = Wri		W = Writable	bit	U = Unimplen	U = Unimplemented bit, read as '0'		
-n = Value at POR		'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown	

bit 15-0 **QEIIC<15:0>:** Low word used to form 32-bit Initialization/Capture Register (QEI1IC) bits

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			QEILE	C<31:24>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			QEILE	C<23:16>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable bit	t	U = Unimpler	mented bit, read	1 as '0'	

REGISTER 17-13: QEI1LECH: LESS THAN OR EQUAL COMPARE HIGH WORD REGISTER

bit 15-0 **QEILEC<31:16>:** High word used to form 32-bit Less Than or Equal Compare Register (QEI1LEC) bits

'0' = Bit is cleared

x = Bit is unknown

REGISTER 17-14: QEI1LECL: LESS THAN OR EQUAL COMPARE LOW WORD REGISTER

'1' = Bit is set

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			QEILE	C<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			QEILI	EC<7:0>			
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'							
-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknow					nown		

bit 15-0 **QEILEC<15:0>:** Low word used to form 32-bit Less Than or Equal Compare Register (QEI1LEC) bits

-n = Value at POR

^{© 2011-2012} Microchip Technology Inc.

REGISTER 1 R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
				C<31:24>			
bit 15							bit
				DAMO	DAMO	DAMA	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0 C<23:16>	R/W-0	R/W-0	R/W-0
bit 7			QEIGE	0~23.102			bit
Legend:							
R = Readable	bit	W = Writable b	bit	U = Unimplem	nented bit, rea	d as '0'	
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is clea		x = Bit is unkr	nown
bit 15-0 REGISTER 1	bits	I:16>: High word					
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			QEIGE	C<15:8>			
bit 15							bit
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			QEIG	EC<7:0>			
bit 7							bit
Legend:							
R = Readable	bit	W = Writable b	bit	U = Unimplem	nented bit, rea	d as '0'	
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown	
bit 15-0	QEIGEC<15 bits	5:0>: Low word u	sed to form 3	32-bit Greater Th	nan or Equal C	compare Registe	er (QEI1GEC
REGISTER 1	7-17: INTx	MRH: INTERV	AL TIMER	HIGH WORD	REGISTER		
REGISTER 1 R/W-0	7-17: INTx R/W-0	R/W-0	AL TIMER R/W-0	R/W-0	REGISTER R/W-0	R/W-0	R/W-0
R/W-0			R/W-0			R/W-0	
			R/W-0	R/W-0		R/W-0	
R/W-0			R/W-0	R/W-0		R/W-0	
R/W-0 bit 15	R/W-0	R/W-0	R/W-0 INTTM R/W-0	R/W-0 R<31:24>	R/W-0		bit
R/W-0 bit 15 R/W-0	R/W-0	R/W-0	R/W-0 INTTM R/W-0	R/W-0 R<31:24> R/W-0	R/W-0		bit R/W-0
R/W-0 bit 15 R/W-0	R/W-0	R/W-0	R/W-0 INTTM R/W-0	R/W-0 R<31:24> R/W-0	R/W-0		bit R/W-0
R/W-0 bit 15 R/W-0 bit 7	R/W-0	R/W-0	R/W-0 INTTM R/W-0 INTTM	R/W-0 R<31:24> R/W-0	R/W-0	R/W-0	bit

REGISTER 17-15: QEI1GECH: GREATER THAN OR EQUAL COMPARE HIGH WORD REGISTER

REGISTER 17-18: INTxTMRL: INTERVAL TIMER LOW WORD REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			INTTM	1R<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			INTTI	/IR<7:0>			
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'							
-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unkno				nown			

bit 15-0 INTTMR<15:0>: Low word used to form 32-bit Interval Timer Register (INTxTMR) bits

REGISTER 17-19: INTxHLDH: INTERVAL TIMER HOLD HIGH WORD REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
			INTHL	D<31:24>				
bit 15							bit 8	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
			INTHL	D<23:16>				
bit 7							bit 0	
Legend:								
R = Readable bit W = Writable bit				U = Unimplemented bit, read as '0'				
-n = Value at POR '1' = Bit is set '0				'0' = Bit is cleared x = Bit is unknown			nown	

bit 15-0 INTHLD<31:16>: Hold register for reading and writing INTxTMRH bits

REGISTER 17-20: INTxHLDL: INTERVAL TIMER HOLD LOW WORD REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
			INTHL	D<15:8>				
bit 15							bit 8	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
			INTH	LD<7:0>				
bit 7							bit (
Legend:								
R = Readable bit W = Writable bit			bit	U = Unimplemented bit, read as '0'				
-n = Value at POR '1		'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown		

bit 15-0 INTHLD<15:0>: Hold register for reading and writing INTxTMRL bits

^{© 2011-2012} Microchip Technology Inc.

NOTES:

18.0 SERIAL PERIPHERAL INTERFACE (SPI)

- **Note 1:** This data sheet summarizes the features of the dsPIC33EPXXXGP50X. dsPIC33EPXXXMC20X/50X, and PIC24EPXXXGP/MC20X families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 18. "Serial Peripheral Interface (SPI)" (DS70569) "dsPIC33E/PIC24E Family of the Reference Manual', which is available from the Microchip web site (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The SPI module is a synchronous serial interface useful for communicating with other peripheral or microcontroller devices. These peripheral devices can be serial EEPROMs, shift registers, display drivers, A/D converters, etc. The SPI module is compatible with Motorola's SPI and SIOP interfaces. The dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/ 50X, and PIC24EPXXXGP/MC20X device family offers two SPI modules on a single device. These modules, which are designated as SPI1 and SPI2, are functionally identical. Each SPI module includes an eight-word FIFO buffer and allows DMA bus connections. When using the SPI module with DMA, FIFO operation can be disabled.

Note:	In this section, the SPI modules are
	referred to together as SPIx, or separately
	as SPI1 and SPI2. Special Function
	Registers follow a similar notation. For
	example, SPIxCON refers to the control
	register for the SPI1 and SPI2 module.

The SPI1 module uses dedicated pins which allow for a higher speed when using SPI1. The SPI2 module takes advantage of the Peripheral Pin Select (PPS) feature to allow for greater flexibility in pin configuration of the SPI2 module, but results in a lower maximum speed for SPI2. See **Section 30.0** "**Electrical Characteristics**" for more information.

The SPIx serial interface consists of four pins, as follows:

- SDIx: Serial Data Input
- SDOx: Serial Data Output
- SCKx: Shift Clock Input or Output
- SSx/FSYNCx: Active-Low Slave Select or Frame Synchronization I/O Pulse

The SPIx module can be configured to operate with two, three or four pins. In 3-pin mode, SSx is not used. In 2-pin mode, neither SDOx nor SSx is used.

Figure 18-1 illustrates the block diagram of the SPI module in Standard and Enhanced modes.

^{© 2011-2012} Microchip Technology Inc.




FIGURE 18-1: SPIX MODULE BLOCK DIAGRAM

18.1 SPI Helpful Tips

- 1. In Frame mode, if there is a possibility that the master may not be initialized before the slave:
 - a) If FRMPOL (SPIxCON2<13>) = 1, use a pull-down resistor on SSx.
 - b) If FRMPOL = 0, use a pull-up resistor on $\frac{1}{SSx}$.

Note:	This	insures	that	the	first	fn	ame
	transmission a		after	initializ	ation	is	not
	shifte	d or corru	upted.				

- 2. In non-framed 3-wire mode, (i.e., not using SSx from a master):
 - a) If CKP (SPIxCON1<6>) = 1, always place a pull-up resistor on SSx.
 - b) If CKP = 0, always place a pull-down resistor on SSx.
 - **Note:** This will insure that during power-up and initialization the master/slave will not lose sync due to an errant SCK transition that would cause the slave to accumulate data shift errors for both transmit and receive appearing as corrupted data.
- FRMEN (SPIxCON2<15>) = 1 and SSEN (SPIxCON1<7>) = 1 are exclusive and invalid. In Frame mode, SCKx is continuous and the Frame sync pulse is active on the SSx pin, which indicates the start of a data frame.
 - Note: Not all third-party devices support Frame mode timing. Refer to the SPI specifications in Section 30.0 "Electrical Characteristics" for details.
- In Master mode only, set the SMP bit (SPIxCON1<9>) to a '1' for the fastest SPI data rate possible. The SMP bit can only be set at the same time or after the MSTEN bit (SPIxCON1<5>) is set.

To avoid invalid slave read data to the master, the user's master software must guarantee enough time for slave software to fill its write buffer before the user application initiates a master write/read cycle. It is always advisable to preload the SPIxBUF transmit register in advance of the next master transaction cycle. SPIxBUF is transferred to the SPI shift register and is empty once the data transmission begins.

18.2 SPI Resources

Many useful resources are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note:	In the event you are not able to access the product page using the link above, enter this URL in your browser:
	http://www.microchip.com/wwwproducts/ Devices.aspx?dDocName=en555464

18.2.1 KEY RESOURCES

- Section 18. "Serial Peripheral Interface" (DS70569)
- · Code Samples
- · Application Notes
- Software Libraries
- Webinars
- All related dsPIC33E/PIC24E Family Reference Manuals Sections
- Development Tools

18.3 SPI Control Registers

REGISTER 18-1: SPIxSTAT: SPIx STATUS AND CONTROL REGISTER

R/W-0	U-0	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0		
SPIEN	_	SPISIDL	_	_		SPIBEC<2:0	>		
bit 15							bit 8		
			D 444 A	D 444 A			B A 1 A 1 A		
R/W-0	R/C-0, HS	R/W-0	R/W-0	R/W-0	R/W-0	R-0, HS, HC	R-0, HS, HC		
SRMPT	SPIROV	SRXMPT		SISEL<2:0>		SPITBF	SPIRBF		
bit 7							bit C		
Legend:		C = Clearable	bit						
R = Readable	e bit	W = Writable	bit	U = Unimplei	mented bit, r	ead as '0'			
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle		x = Bit is unkr	nown		
HS = Set in F			in Hardware bit						
bit 15	SPIEN: SPIX	Enable bit							
	1 = Enables t	he module and	configures SCI	<x, sdi<="" sdox,="" td=""><td>x and SSx as</td><td>s serial port pin</td><td>S</td></x,>	x and SSx as	s serial port pin	S		
	0 = Disables	the module							
bit 14	Unimplemen	ted: Read as '	כ'						
bit 13		p in Idle Mode							
			operation when eration in Idle m		Idle mode				
bit 12-11	Unimplemen	ted: Read as '	י)						
bit 10-8	SPIBEC<2:0>: SPIx Buffer Element Count bits (valid in Enhanced Buffer mode) <u>Master mode:</u> Number of SPIx transfers are pending.								
	Slave mode:	Plx transfers are							
bit 7	1 = SPIx Shif		SR) Empty bit (oty and ready to empty			iode)			
bit 6	SPIROV: Red	ceive Overflow	Flag bit						
	data in the	e/word is comple SPIxBUF regis w has occurred	etely received ar ter	nd discarded. Th	he user applic	cation has not re	ad the previous		
bit 5	SRXMPT: Re 1 = RX FIFO	ceive FIFO Em is empty	pty bit (valid in	Enhanced Buff	fer mode)				
h # 4 0		.,	oww.uo4.N4	e (velid in Ent	anaad Duff				
bit 4-2	SISEL<2:0>: SPIx Buffer Interrupt Mode bits (valid in Enhanced Buffer mode) 111 = Interrupt when the SPIx transmit buffer is full (SPIxTBF bit is set) 110 = Interrupt when last bit is shifted into SPIxSR, and as a result, the TX FIFO is empty 101 = Interrupt when the last bit is shifted out of SPIxSR, and the transmit is complete 100 = Interrupt when one data is shifted into the SPIxSR, and as a result, the TX FIFO has one open memory location								
	010 = Interru 001 = Interru 000 = Interru	pt when the SP pt when data is	Ix receive buffe Ix receive buffe available in the t data in the rec	r is 3/4 or more receive buffer	e full (SRMPT bit		s empty		

REGISTER 18-1: SPIx STAT: SPIx STATUS AND CONTROL REGISTER (CONTINUED)

bit 1 SPITBF: SPIx Transmit Buffer Full Status bit 1 = Transmit not yet started, SPIxTXB is full 0 = Transmit started, SPIxTXB is empty Standard Buffer Mode: Automatically set in hardware when core writes to the SPIxBUF location, loading SPIxTXB. Automatically cleared in hardware when SPIx module transfers data from SPIxTXB to SPIxSR. Enhanced Buffer Mode: Automatically set in hardware when CPU writes to the SPIxBUF location, loading the last available buffer location. Automatically cleared in hardware when a buffer location is available for a CPU write operation. bit 0 SPIRBF: SPIx Receive Buffer Full Status bit 1 = Receive complete, SPIxRXB is full 0 = Receive is incomplete, SPIxRXB is empty Standard Buffer Mode: Automatically set in hardware when SPIx transfers data from SPIxSR to SPIxRXB. Automatically cleared in hardware when core reads the SPIxBUF location, reading SPIxRXB. Enhanced Buffer Mode:

Automatically set in hardware when SPIx transfers data from SPIxSR to the buffer, filling the last unread buffer location. Automatically cleared in hardware when a buffer location is available for a transfer from SPIxSR.

^{© 2011-2012} Microchip Technology Inc.

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
		—	DISSCK	DISSDO	MODE16	SMP	CKE ⁽¹⁾				
bit 15	•				·		bit				
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
SSEN ⁽²⁾	CKP	MSTEN	10110	SPRE<2:0>			<1:0> ⁽³⁾				
bit 7	ora	moren		01112 2.0			bit				
Legend:											
R = Readabl	le hit	W = Writable	bit	II = I Inimole	mented bit, read	as 'O'					
-n = Value at		'1' = Bit is se		'0' = Bit is cle		x = Bit is unkr	NOWD				
			ι <u> </u>		carco						
bit 15-13	Unimpleme	nted: Read as	ʻ0'								
bit 12		sable SCKx Pin)						
		SPI clock is dis		tions as I/O							
L:1 44		SPI clock is ena									
bit 11		sable SDOx Pir in is not used by		oin functions a	s I/O						
		in is controlled b			13 17 0						
bit 10	MODE16: W	/ord/Byte Comn	nunication Sele	ect bit							
		nication is word									
		nication is byte-									
bit 9	SMP: SPIx I Master mod	Data Input Sam	ple Phase bit								
		<u>e.</u> ta is sampled at	t end of data o	utput time							
		ta is sampled a									
		<u>Slave mode:</u> SMP must be cleared when SPIx is used in Slave mode.									
				in Slave mode	.						
bit 8		Clock Edge Sele		on from active	clock state to idl	e clock state (r	ofor to hit 6)				
					ock state to activ						
bit 7		e Select Enable	-				,				
		L = SSx pin is used for Slave mode									
		is not used by r		controlled by p	port function						
bit 6	CKP: Clock Polarity Select bit 1 = Idle state for clock is a high level; active state is a low level										
		e for clock is a l									
bit 5		ister Mode Enal			j						
	1 = Master r										
	0 = Slave m			(2)							
bit 4-2		: Secondary Pre		aster mode) ⁽³⁾							
		111 = Secondary prescale 1:1 110 = Secondary prescale 2:1									
	•										
	•										
	•										
		ndary prescale		(2)							
bit 1-0		: Primary Presc	ale bits (Maste	er mode) ⁽³⁾							
		y prescale 1:1 y prescale 4:1									
		y prescale 16:1									
		y prescale 64:1									
				Program this b	oit to '0' for Frame	ed SPI modes (FRMEN = 1				
2· T		cleared when FI									

- 2: This bit must be cleared when FRMEN = 1.
- **3:** Do not set both Primary and Secondary prescalers to the value of 1:1.

R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0	U-0				
FRMEN	SPIFSD	FRMPOL	_	_	_		—				
oit 15							bit 8				
U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0				
		—	—			FRMDLY	SPIBEN				
bit 7							bit (
Legend:											
R = Readable bit W = Writable bit				U = Unimplem	ented bit, rea	ad as '0'					
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown				
bit 15	FRMEN: Framed SPIx Support bit										
	1 = Framed SPIx support is enabled (SSx pin used as frame sync pulse input/output)										
		SPIx support is d									
bit 14		me Sync Pulse I		ontrol bit							
	1 = Frame sync pulse input (slave) 0 = Frame sync pulse output (master)										
bit 13	•		. ,								
		FRMPOL: Frame Sync Pulse Polarity bit 1 = Frame sync pulse is active-high									
	0 = Frame sync pulse is active-low										
bit 12-2	Unimplemen	ted: Read as '0	,								
bit 1	FRMDLY: Frame Sync Pulse Edge Select bit										
	1 = Frame sync pulse coincides with first bit clock										
	•	nc pulse preced		lock							
bit 0		nanced Buffer Ei									
	1 = Enhanced Buffer is enabled										
		d Buffer is disab									

REGISTER 18-3: SPIXCON2: SPIX CONTROL REGISTER 2

NOTES:

19.0 INTER-INTEGRATED CIRCUIT[™] (I²C[™])

- Note 1: This data sheet summarizes the features dsPIC33EPXXXGP50X. of the dsPIC33EPXXXMC20X/50X, and PIC24EPXXXGP/MC20X families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 19. "Inter-Integrated Circuit[™] (I²C[™])" (DS70330) of the "dsPIC33E/PIC24E Family Reference Manual', which is available from the Microchip web site (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/ 50X, and PIC24EPXXXGP/MC20X family of devices contain two Inter-Integrated Circuit (I^2C) modules: I2C1 and I2C2.

The I^2C module provides complete hardware support for both Slave and Multi-Master modes of the I^2C serial communication standard, with a 16-bit interface.

The I^2C module has a 2-pin interface:

- · The SCLx pin is clock.
- The SDAx pin is data.

The I²C module offers the following key features:

- I²C interface supporting both Master and Slave modes of operation.
- I²C Slave mode supports 7 and 10-bit address.
- I²C Master mode supports 7 and 10-bit address.
- I²C port allows bidirectional transfers between master and slaves.
- Serial clock synchronization for I²C port can be used as a handshake mechanism to suspend and resume serial transfer (SCLREL control).
- I²C supports multi-master operation, detects bus collision and arbitrates accordingly.
- Intelligent Platform Management Interface (IPMI)
 support
- System Management Bus (SMBus) support

^{© 2011-2012} Microchip Technology Inc.




FIGURE 19-1: I^2C^{TM} BLOCK DIAGRAM (x = 1 OR 2)

19.1 I²C Resources

Many useful resources are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note:	In the event you are not able to access the product page using the link above, enter this URL in your browser:
	http://www.microchip.com/wwwproducts/ Devices.aspx?dDocName=en555464

19.1.1 KEY RESOURCES

- Section 19. "Inter-Integrated Circuit (I²C)" (DS70330)
- Code Samples
- Application Notes
- Software Libraries
- · Webinars
- All related dsPIC33E/PIC24E Family Reference Manuals Sections
- Development Tools

^{© 2011-2012} Microchip Technology Inc.

19.2 I²C Control Registers

REGISTER 19-1: I2CxCON: I2Cx CONTROL REGISTER

R/W-0	U-0	R/W-0	R/W-1 HC	R/W-0	R/W-0	R/W-0	R/W-0				
I2CEN		I2CSIDL	SCLREL	IPMIEN ⁽¹⁾	A10M	DISSLW	SMEN				
bit 15		•					bit 8				
R/W-0	R/W-0	R/W-0	R/W-0 HC	R/W-0 HC	R/W-0 HC	R/W-0 HC	R/W-0 HC				
GCEN	STREN	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN				
bit 7	Onten	AGINDT	NORER	ROEN		NOLN	bit				
Lonondi			manifold bit was	d aa (0)							
Legend:	la hit	•	nented bit, rea				in hardware				
R = Readabl		W = Writable		HS = Set in h		HC = Cleared					
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	IOWN				
bit 15	12CEN: 12Cx	Enable bit									
					nd SCLx pins a ed by port funct	as serial port pir tions	าร				
bit 14	Unimplemen	ted: Read as '	0'								
bit 13	I2CSIDL: Stop	p in Idle Mode	bit								
		ue module ope module operat			n Idle mode						
bit 12	SCLREL: SCLx Release Control bit (when operating as I^2C slave)										
	1 = Release SCLx clock 0 = Hold SCLx clock low (clock stretch)										
	If STREN = 1:										
	Bit is R/W (i.e., software can write '0' to initiate stretch and write '1' to release clock). Hardware clear										
		of every slave o rdware clear a				d of every slave	e address byt				
	<u>If STREN = 0:</u>										
	Bit is R/S (i.e., software can only write '1' to release clock). Hardware clear at beginning of every slave data byte transmission. Hardware clear at the end of every slave address byte reception.										
L:1 44	-				•	• •	n.				
bit 11					MI) Enable bit ⁽	• /					
	 1 = IPMI mode is enabled; all addresses Acknowledged 0 = IPMI mode disabled 										
bit 10	A10M: 10-bit	Slave Address	s bit								
		is a 10-bit slav is a 7-bit slave									
bit 9	DISSLW: Disable Slew Rate Control bit										
	1 = Slew rate	control disable	ed								
	0 = Slew rate	control enable	ed								
bit 8		us Input Levels									
		O pin threshold MBus input thr	•	ith SMBus spe	cification						
bit 7	GCEN: Gene	ral Call Enable	bit (when ope	rating as I ² C s	lave)						
	GCEN : General Call Enable bit (when operating as I ² C slave) 1 = Enable interrupt when a general call address is received in the I2CxRSR										
		s enabled for re									

Note 1: When performing Master operations, ensure that the IPMIEN bit is '0'.

REGISTER 19-1: I2CxCON: I2Cx CONTROL REGISTER (CONTINUED)

bit 6	STREN: SCLx Clock Stretch Enable bit (when operating as I ² C slave) Used in conjunction with SCLREL bit. 1 = Enable software or receive clock stretching 0 = Disable software or receive clock stretching
bit 5	ACKDT: Acknowledge Data bit (when operating as I ² C master, applicable during master receive) Value that is transmitted when the software initiates an Acknowledge sequence. 1 = Send NACK during Acknowledge 0 = Send ACK during Acknowledge
bit 4	 ACKEN: Acknowledge Sequence Enable bit (when operating as I²C master, applicable during master receive) 1 = Initiate Acknowledge sequence on SDAx and SCLx pins and transmit ACKDT data bit. Hardware clear at end of master Acknowledge sequence. 0 = Acknowledge sequence not in progress
bit 3	RCEN: Receive Enable bit (when operating as I ² C master) 1 = Enables Receive mode for I ² C. Hardware clear at end of eighth bit of master receive data byte. 0 = Receive sequence not in progress
bit 2	 PEN: Stop Condition Enable bit (when operating as I²C master) 1 = Initiate Stop condition on SDAx and SCLx pins. Hardware clear at end of master Stop sequence. 0 = Stop condition not in progress
bit 1	 RSEN: Repeated Start Condition Enable bit (when operating as I²C master) 1 = Initiate Repeated Start condition on SDAx and SCLx pins. Hardware clear at end of master Repeated Start sequence. 0 = Repeated Start condition not in progress
bit 0	SEN: Start Condition Enable bit (when operating as I ² C master) 1 = Initiate Start condition on SDAx and SCLx pins. Hardware clear at end of master Start sequence. 0 = Start condition not in progress

Note 1: When performing Master operations, ensure that the IPMIEN bit is '0'.

^{© 2011-2012} Microchip Technology Inc.

R-0 HSC	R-0 HSC	U-0	U-0	U-0	R/C-0 HS	R-0 HSC	R-0 HSC			
ACKSTAT	TRSTAT	—	_	_	BCL	GCSTAT	ADD10			
bit 15							bit			
R/C-0 HS	R/C-0 HS	R-0 HSC	R/C-0 HSC	R/C-0 HSC	R-0 HSC	R-0 HSC	R-0 HSC			
IWCOL	I2COV	D_A	P	S	R W	RBF	TBF			
bit 7	12001	0_1	·	J			bit			
Legend:		U = Unimplei	nented bit, rea	ad as '0'						
R = Readabl	e bit	W = Writable		HS = Set in h	ardware	HSC = Hardwa	are set/cleare			
-n = Value at	POR	'1' = Bit is se	t	'0' = Bit is cle		x = Bit is unkn				
bit 15	ACKSTAT: Ac			ole to master ti	ansmit operati	on)				
	(when operating as I ² C™ master, applicable to master transmit operation) 1 = NACK received from slave									
		ived from slav	-							
			d of slave Ackr	-						
bit 14		TRSTAT: Transmit Status bit (when operating as I ² C master, applicable to master transmit operation)								
			gress (8 bits +	+ ACK)						
		ansmit is not in		mission Hord	wara alaar at a	and of alays A ak	noulodao			
				smission. Haru	ware clear at e	end of slave Ack	nowleage.			
bit 13-11	Unimplemen									
bit 10	BCL: Master Bus Collision Detect bit 1 = A bus collision has been detected during a master operation									
	1 = A bus collision 0 = No collision		i delected duri	ing a master o	peration					
			f bus collision.							
bit 9	GCSTAT: General Call Status bit									
	1 = General c	all address wa	as received							
			as not received							
				eral call addre	ss. Hardware	clear at Stop det	ection.			
bit 8	ADD10: 10-bit Address Status bit									
	1 = 10-bit address was matched									
	 0 = 10-bit address was not matched Hardware set at match of 2nd byte of matched 10-bit address. Hardware clear at Stop detection. 									
	Hardware set		matched	ched 10-bit ad	dress Hardwa	re clear at Ston	detection			
hit 7		at match of 2	matched nd byte of mate	ched 10-bit ad	dress. Hardwa	re clear at Stop	detection.			
bit 7	IWCOL: Write	at match of 2 Collision Det	matched nd byte of mate ect bit				detection.			
bit 7	IWCOL: Write	at match of 2 e Collision Det ot to write the l	matched nd byte of mate ect bit	ched 10-bit ad ster failed beca			detection.			
bit 7	IWCOL: Write 1 = An attemp 0 = No collisio	at match of 2 e Collision Det ot to write the l on	matched nd byte of mate ect bit 2CxTRN regis		use the I ² C m	odule is busy	detection.			
bit 7 bit 6	IWCOL: Write 1 = An attemp 0 = No collisio	at match of 2 collision Det to write the on at occurrence	matched nd byte of mate ect bit 2CxTRN regis of write to I2C	ster failed beca	use the I ² C m	odule is busy	detection.			
	IWCOL: Write 1 = An attemp 0 = No collisio Hardware set I2COV: Recei 1 = A byte wa	at match of 2 e Collision Det ot to write the on at occurrence ive Overflow F as received wh	matched nd byte of mate ect bit 2CxTRN regis of write to I2C lag bit	ster failed beca	use the I ² C m usy (cleared b	odule is busy y software).	detection.			
	IWCOL: Write 1 = An attemp 0 = No collision Hardware set I2COV: Recein 1 = A byte war 0 = No overflo	at match of 2 e Collision Det ot to write the on at occurrence ive Overflow F as received wh ow	matched nd byte of mate ect bit 2CxTRN regis of write to I2C lag bit ile the I2CxRC	ster failed beca CxTRN while b CV register is s	use the I ² C m usy (cleared b till holding the	odule is busy y software). previous byte	detection.			
bit 6	IWCOL: Write 1 = An attemp 0 = No collision Hardware set I2COV: Receive 1 = A byte war 0 = No overfloon Hardware set	at match of 2 collision Det to write the on at occurrence ive Overflow F is received wh ow at attempt to	matched nd byte of mate ect bit 2CxTRN regis of write to I2C lag bit ile the I2CxRC transfer I2CxR	ster failed beca CxTRN while b CV register is s SR to I2CxRC	use the I ² C m usy (cleared b till holding the	odule is busy y software). previous byte	detection.			
	IWCOL: Write 1 = An attemp 0 = No collisio Hardware set I2COV: Recei 1 = A byte wa 0 = No overflo Hardware set D_A: Data/Ac	at match of 2 e Collision Det ot to write the at occurrence ive Overflow F us received wh ow at attempt to ddress bit (whe	matched nd byte of mate ect bit 2CxTRN regis of write to I2C lag bit ile the I2CxRC transfer I2CxR en operating as	ster failed beca CxTRN while b CV register is s SR to I2CxRC s I ² C slave)	use the I ² C m usy (cleared b till holding the	odule is busy y software). previous byte	detection.			
bit 6	IWCOL: Write 1 = An attemp 0 = No collisio Hardware set I2COV: Recei 1 = A byte wa 0 = No overflo Hardware set D_A: Data/Ac 1 = Indicates	at match of 2 collision Det to write the lon at occurrence ive Overflow F is received wh ow at attempt to ddress bit (whe that the last by	matched nd byte of mate ect bit 2CxTRN regis of write to I2C lag bit ile the I2CxRC transfer I2CxR en operating as the received wa	ster failed beca CxTRN while b CV register is s SR to I2CxRC s I ² C slave) as data	use the I ² C m usy (cleared by till holding the V (cleared by s	odule is busy y software). previous byte	detection.			
bit 6	IWCOL: Write 1 = An attemp 0 = No collision Hardware set I2COV: Recein 1 = A byte war 0 = No overfloc Hardware set D_A: Data/Act 1 = Indicates 0 = Indicates	at match of 2 collision Det to write the at occurrence ive Overflow F is received wh at attempt to ddress bit (whe that the last by that the last by	matched nd byte of mate ect bit 2CxTRN regis of write to I2C lag bit ile the I2CxRC transfer I2CxR roperating as the received with	ster failed beca CxTRN while b CV register is s SR to I2CxRC s I ² C slave) as data as device addi	use the I ² C m usy (cleared by till holding the V (cleared by s ress	odule is busy y software). previous byte software).	detection.			
bit 6	IWCOL: Write 1 = An attemp 0 = No collision Hardware set I2COV: Receive 1 = A byte war 0 = No overfloon Hardware set D_A: Data/Aco 1 = Indicates Hardware clear	at match of 2 collision Det to write the at occurrence ive Overflow F is received wh at attempt to ddress bit (whe that the last by that the last by	matched nd byte of mate ect bit 2CxTRN regis of write to I2C lag bit ile the I2CxRC transfer I2CxR roperating as the received with	ster failed beca CxTRN while b CV register is s SR to I2CxRC s I ² C slave) as data	use the I ² C m usy (cleared by till holding the V (cleared by s ress	odule is busy y software). previous byte software).	detection.			
bit 6 bit 5	IWCOL: Write 1 = An attemp 0 = No collision Hardware set I2COV: Receive 1 = A byte war 0 = No overflow Hardware set D_A: Data/Act 1 = Indicates 0 = Indicates Hardware clear P: Stop bit	at match of 2 collision Det of to write the at occurrence ive Overflow F is received wh ow at attempt to dress bit (whe that the last by ar at device ac	matched nd byte of mate ect bit 2CxTRN regis of write to I2C lag bit ile the I2CxRC gransfer I2CxR en operating as yte received way the received way dress match.	eter failed beca CxTRN while b CV register is s CSR to I2CxRC is I ² C slave) as data as device addi Hardware set	use the I ² C m usy (cleared by till holding the V (cleared by s ress	odule is busy y software). previous byte software).	detection.			
bit 6 bit 5	IWCOL: Write 1 = An attemp 0 = No collision Hardware set I2COV: Receive 1 = A byte wat 0 = No overflow Hardware set D_A: Data/Act 1 = Indicates Hardware clear P: Stop bit 1 = Indicates	at match of 2 collision Det of to write the at occurrence ive Overflow F is received wh ow at attempt to dress bit (whe that the last by ar at device ac	matched nd byte of mate ect bit 2CxTRN regis of write to I2C lag bit ile the I2CxRC gransfer I2CxR en operating as yte received way the received way dress match.	eter failed beca CxTRN while b CV register is s CSR to I2CxRC is I ² C slave) as data as device addi Hardware set	use the I ² C m usy (cleared by till holding the V (cleared by s ress	odule is busy y software). previous byte software).	detection.			

ISCARTATI ISCA STATUS DECISTED

REGISTER 19-2: I2CxSTAT: I2Cx STATUS REGISTER (CONTINUED)

bit 3	S: Start bit
	1 = Indicates that a Start (or Repeated Start) bit has been detected last
	0 = Start bit was not detected last
	Hardware set or clear when Start, Repeated Start or Stop detected.
bit 2	R_W: Read/Write Information bit (when operating as I ² C slave)
	1 = Read – indicates data transfer is output from slave
	0 = Write – indicates data transfer is input to slave
	Hardware set or clear after reception of I ² C device address byte.
bit 1	RBF: Receive Buffer Full Status bit
	1 = Receive complete, I2CxRCV is full
	0 = Receive not complete, I2CxRCV is empty
	Hardware set when I2CxRCV is written with received byte. Hardware clear when software reads I2CxRCV.
bit 0	TBF: Transmit Buffer Full Status bit
	1 = Transmit in progress, I2CxTRN is full
	0 = Transmit complete, I2CxTRN is empty
	Hardware set when software writes I2CxTRN. Hardware clear at completion of data transmission.

^{© 2011-2012} Microchip Technology Inc.

U-0	U-0						
	0-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
—	—	_	_	_	—	AMSK9	AMSK8
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
AMSK7	AMSK6	AMSK5	AMSK4	AMSK3	AMSK2	AMSK1	AMSK0
bit 7							bit 0

REGISTER 19-3: I2CxMSK: I2Cx SLAVE MODE ADDRESS MASK REGISTER

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	t, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-10 Unimplemented: Read as '0'

bit 9-0

AMSKx: Mask for Address bit x Select bit

For 10-bit Address:

1 = Enable masking for bit Ax of incoming message address; bit match is not required in this position

0 = Disable masking for bit Ax; bit match is required in this position

For 7-bit Address (I2CxMSK<6:0> only):

1 = Enable masking for bit Ax + 1 of incoming message address; bit match is not required in this position

0 = Disable masking for bit Ax + 1; bit match is required in this position

20.0 UNIVERSAL ASYNCHRONOUS RECEIVER TRANSMITTER (UART)

- Note 1: This data sheet summarizes the features of the dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X, and PIC24EPXXXGP/MC20X families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to **Section 17. "UART"** (DS70582) of the "dsPIC33E/PIC24E Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/ 50X, and PIC24EPXXXGP/MC20X family of devices contain two UART modules.

The Universal Asynchronous Receiver Transmitter (UART) module is one of the serial I/O modules available in the dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X, and PIC24EPXXXGP/MC20X device family. The UART is a full-duplex asynchronous system that can communicate with peripheral devices, such as personal computers, LIN, RS-232 and RS-485 interfaces. The module also supports a hardware flow control option with the UxCTS and UxRTS pins and also includes an IrDA[®] encoder and decoder.

Note: Hardware flow control using UxRTS and UxCTS is not available on all pin count devices. See the "Pin Diagrams" section for availability.


The primary features of the UART module are:

- Full-Duplex, 8- or 9-bit Data Transmission through the UxTX and UxRX pins
- Even, Odd or No Parity Options (for 8-bit data)
- One or two stop bits
- Hardware flow control option with UxCTS and UxRTS pins
- Fully integrated Baud Rate Generator with 16-bit prescaler
- Baud rates ranging from 4.375 Mbps to 67 bps at 16x mode at 70 MIPS
- Baud rates ranging from 17.5 Mbps to 267 bps at 4x mode at 70 MIPS
- 4-deep First-In First-Out (FIFO) Transmit Data buffer
- · 4-deep FIFO Receive Data buffer
- · Parity, framing and buffer overrun error detection
- Support for 9-bit mode with Address Detect (9th bit = 1)
- · Transmit and Receive interrupts
- · A separate interrupt for all UART error conditions
- · Loopback mode for diagnostic support
- Support for Sync and Break characters
- · Support for automatic baud rate detection
- IrDA[®] encoder and decoder logic
- 16x baud clock output for IrDA[®] support

A simplified block diagram of the UART module is shown in Figure 20-1. The UART module consists of these key hardware elements:

- · Baud Rate Generator
- Asynchronous Transmitter
- · Asynchronous Receiver





© 2011-2012 Microchip Technology Inc.

20.1 UART Helpful Tips

- 1. In multi-node direct-connect UART networks, inputs UART receive react to the complementary logic level defined by the URXINV bit (UxMODE<4>), which defines the idle state, the default of which is logic high, (i.e., URXINV = 0). Because remote devices do not initialize at the same time, it is likely that one of the devices, because the RX line is floating, will trigger a start bit detection and will cause the first byte received after the device has been initialized to be invalid. To avoid this situation, the user should use a pull-up or pull-down resistor on the RX pin depending on the value of the URXINV bit.
 - a) If URXINV = 0, use a pull-up resistor on the RX pin.
 - b) If URXINV = 1, use a pull-down resistor on the RX pin.
- 2. The first character received on a wake-up from Sleep mode caused by activity on the UxRX pin of the UART module will be invalid. In Sleep mode, peripheral clocks are disabled. By the time the oscillator system has restarted and stabilized from Sleep mode, the baud rate bit sampling clock relative to the incoming UxRX bit timing is no longer synchronized, resulting in the first character being invalid. This is to be expected.

20.2 UART Resources

Many useful resources are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note:	In the event you are not able to access the product page using the link above, enter this URL in your browser: http://www.microchip.com/wwwproducts/
	Devices.aspx?dDocName=en555464

20.2.1 KEY RESOURCES

- Section 17. "UART" (DS70582)
- Code Samples
- Application Notes
- Software Libraries
- Webinars
- All related dsPIC33E/PIC24E Family Reference Manuals Sections
- Development Tools

20.3 UART Control Registers

REGISTER 20-1: UxMODE: UARTx MODE REGISTER

R/W-0	U-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0			
UARTEN ⁽¹⁾	—	USIDL	IREN ⁽²⁾	RTSMD	—	UEN	<1:0>			
bit 15							bit 8			
			R/W-0	R/W-0						
R/W-0 HC	R/W-0	R/W-0 HC	- i	1	R/W-0	R/W-0	R/W-0			
WAKE	LPBACK	ABAUD	URXINV	BRGH	PDSEL	_<1:0>	STSEL			
bit 7							bit C			
Legend:		HC = Hardwa	re cleared							
R = Readable	e bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'				
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle		x = Bit is unkr	nown			
bit 15	1 = UARTx is		ARTx pins are		UARTx as defin PORT latches;					
bit 14	Unimplemen	ted: Read as '	כ'							
bit 13 USIDL: Stop in Idle Mode bit										
		ue module ope			dle mode					
		module operat								
bit 12		IREN: IrDA [®] Encoder and Decoder Enable bit ⁽²⁾ 1 = IrDA encoder and decoder enabled								
		oder and decod								
bit 11		e Selection for		it						
	$1 = \overline{\text{UxRTS}} p$	in in Simplex n in in Flow Cont	node							
bit 10	Unimplemen	ted: Read as '	D'							
bit 9-8	UEN<1:0>: U	ARTx Pin Enal	ole bits							
	10 = UxTX, U 01 = UxTX, U	xRX, UxCTS a xRX and UxR1 id UxRX pins a	nd UxRTS pir	ns are enabled abled and use	d; UxCTS pin co and used ⁽⁴⁾ d; UxCTS pin co S and UxRTS/B	ontrolled by PC)RT latches ⁽⁴⁾			
bit 7	WAKE: Wake	-up on Start bit	Detect Durin	g Sleep Mode	Enable bit					
		are on following		K pin; interrupt	generated on fa	alling edge; bit	cleared			
bit 6	LPBACK: UA	RTx Loopback	Mode Select	bit						
		oopback mode < mode is disat								
ma 2: Th 3: Th	efer to Section 1 ation on enabling is feature is only is feature is only is feature is only	the UART mo available for t available on 4	dule for receiv he 16x BRG r 4-pin and 64-	ve or transmit (node (BRGH = pin devices.	operation.	Reference Manu	ual" for infor-			

^{© 2011-2012} Microchip Technology Inc.

REGISTER 20-1: UxMODE: UARTx MODE REGISTER (CONTINUED)

bit 5	ABAUD: Auto-Baud Enable bit
	 1 = Enable baud rate measurement on the next character – requires reception of a Sync field (55h) before other data; cleared in hardware upon completion 0 = Baud rate measurement disabled or completed
bit 4	URXINV: Receive Polarity Inversion bit
	1 = UxRX Idle state is '0' 0 = UxRX Idle state is '1'
bit 3	BRGH: High Baud Rate Enable bit
	 1 = BRG generates 4 clocks per bit period (4x baud clock, High-Speed mode) 0 = BRG generates 16 clocks per bit period (16x baud clock, Standard mode)
bit 2-1	PDSEL<1:0>: Parity and Data Selection bits
	 11 = 9-bit data, no parity 10 = 8-bit data, odd parity 01 = 8-bit data, even parity 00 = 8-bit data, no parity
bit 0	STSEL: Stop Bit Selection bit
	1 = Two Stop bits 0 = One Stop bit

- **Note 1:** Refer to **Section 17. "UART"** (DS70582) in the *"dsPIC33E/PIC24E Family Reference Manual"* for information on enabling the UART module for receive or transmit operation.
 - 2: This feature is only available for the 16x BRG mode (BRGH = 0).
 - 3: This feature is only available on 44-pin and 64-pin devices.
 - 4: This feature is only available on 64-pin devices.

R/W-0	R/W-0	R/W-0	U-0	R/W-0 HC	R/W-0	R-0	R-1			
UTXISEL1	UTXINV	UTXISEL0		UTXBRK	UTXEN ⁽¹⁾	UTXBF	TRMT			
bit 15							bit 8			
R/W-0	R/W-0	R/W-0	R-1	R-0	R-0	R/C-0	R-0			
URXIS	EL<1:0>	ADDEN	RIDLE	PERR	FERR	OERR	URXDA			
bit 7							bit C			
Legend:		HC = Hardwa								
R = Readable		W = Writable I	oit	-	mented bit, read					
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown			
bit 15,13	11 = Reserve 10 = Interrupt transmit 01 = Interrupt operatio 00 = Interrupt	when a charac buffer become when the last ns are complet when a charac	tter is transfe s empty character is s ed tter is transfe	rred to the Tran shifted out of th rred to the Tran	bits nsmit Shift Regi e Transmit Shift nsmit Shift Regi	Register; all tra	ansmit			
bit 14	at least one character open in the transmit buffer) UTXINV: Transmit Polarity Inversion bit									
bit 12	Unimplemen	ted: Read as 'o)'							
bit 11	-	ansmit Break bi								
	cleared b 0 = Sync Bre	oy hardware upo ak transmission	on completion n disabled or	n	llowed by twelve	e '0' bits, follow	ed by Stop bit			
bit 10		smit Enable bit								
		enabled, UxTX disabled, any p			rted and buffer	is reset. UxTX	pin controlled			
bit 9	UTXBF: Tran	smit Buffer Full	Status bit (re	ad-only)						
	1 = Transmit 0 = Transmit		l, at least one	e more charact	er can be writte	n				
bit 8	TRMT: Transi	mit Shift Registe	er Empty bit	(read-only)						
					s empty (the last is in progress o		as completed)			
bit 7-6	URXISEL<1:	0>: Receive Int	errupt Mode	Selection bits						
	10 = Interrupt 0x = Interrupt	is set on UxRS	SR transfer m	aking the receins receined and	ive buffer full (i.e ive buffer 3/4 ful d transferred fro	ll (i.e., has 3 da	ta characters)			

REGISTER 20-2: UxSTA: UARTx STATUS AND CONTROL REGISTER

Note 1: Refer to **Section 17. "UART"** (DS70582) in the *"dsPIC33E/PIC24E Family Reference Manual"* for information on enabling the UART module for transmit operation.

REGISTER 20-2: UxSTA: UARTx STATUS AND CONTROL REGISTER (CONTINUED)

bit 5	ADDEN: Address Character Detect bit (bit 8 of received data = 1)
	 1 = Address Detect mode enabled. If 9-bit mode is not selected, this does not take effect. 0 = Address Detect mode disabled
bit 4	RIDLE: Receiver Idle bit (read-only)
	1 = Receiver is Idle0 = Receiver is active
bit 3	PERR: Parity Error Status bit (read-only)
	1 = Parity error has been detected for the current character (character at the top of the receive FIFO)0 = Parity error has not been detected
bit 2	FERR: Framing Error Status bit (read-only)
	1 = Framing error has been detected for the current character (character at the top of the receive FIFO)
	0 = Framing error has not been detected
bit 1	OERR: Receive Buffer Overrun Error Status bit (read/clear only)
	 1 = Receive buffer has overflowed 0 = Receive buffer has not overflowed. Clearing a previously set OERR bit (1 → 0 transition) resets the receiver buffer and the UxRSR to the empty state.
bit 0	URXDA: Receive Buffer Data Available bit (read-only)
	 1 = Receive buffer has data, at least one more character can be read 0 = Receive buffer is empty

Note 1: Refer to **Section 17. "UART**" (DS70582) in the *"dsPIC33E/PIC24E Family Reference Manual"* for information on enabling the UART module for transmit operation.

21.0 ENHANCED CAN (ECAN™) MODULE (dsPIC33EPXXXGP/ MC50X DEVICES ONLY)

- Note 1: This data sheet summarizes the features of the dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X, and PIC24EPXXXGP/MC20X families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 21. "Enhanced Controller Area Network (ECAN™)" (DS70353) of the "dsPIC33E/PIC24E Family Reference Manual', which is available from the Microchip web site (www.microchip.com).
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

21.1 Overview

The Enhanced Controller Area Network (ECAN) module is a serial interface, useful for communicating with other CAN modules or microcontroller devices. This interface/protocol was designed to allow communications within noisy environments. The dsPIC33EPXXXGP/MC50X devices contain one ECAN module.


The ECAN module is a communication controller implementing the CAN 2.0 A/B protocol, as defined in the BOSCH CAN specification. The module supports CAN 1.2, CAN 2.0A, CAN 2.0B Passive and CAN 2.0B Active versions of the protocol. The module implementation is a full CAN system. The CAN specification is not covered within this data sheet. The reader can refer to the BOSCH CAN specification for further details.

The ECAN module features are as follows:

- Implementation of the CAN protocol, CAN 1.2, CAN 2.0A and CAN 2.0B
- · Standard and extended data frames
- 0-8 bytes data length
- Programmable bit rate up to 1 Mbit/sec
- Automatic response to remote transmission requests
- Up to eight transmit buffers with application specified prioritization and abort capability (each buffer can contain up to 8 bytes of data)
- Up to 32 receive buffers (each buffer can contain up to 8 bytes of data)
- Up to 16 full (standard/extended identifier) acceptance filters
- · Three full acceptance filter masks
- DeviceNet[™] addressing support
- Programmable wake-up functionality with integrated low-pass filter
- Programmable Loopback mode supports self-test operation
- Signaling via interrupt capabilities for all CAN receiver and transmitter error states
- Programmable clock source
- Programmable link to Input Capture module (IC2) for time-stamping and network synchronization
- · Low-power Sleep and Idle mode

The CAN bus module consists of a protocol engine and message buffering/control. The CAN protocol engine handles all functions for receiving and transmitting messages on the CAN bus. Messages are transmitted by first loading the appropriate data registers. Status and errors can be checked by reading the appropriate registers. Any message detected on the CAN bus is checked for errors and then matched against filters to see if it should be received and stored in one of the receive registers.

FIGURE 21-1: ECAN[™] MODULE BLOCK DIAGRAM



21.2 Modes of Operation

The ECAN module can operate in one of several operation modes selected by the user. These modes include:

- · Initialization mode
- Disable mode
- Normal Operation mode
- · Listen Only mode
- Listen All Messages mode
- Loopback mode

Modes are requested by setting the REQOP<2:0> bits (CiCTRL1<10:8>). Entry into a mode is Acknowledged by monitoring the OPMODE<2:0> bits (CiCTRL1<7:5>). The module does not change the mode and the OPMODE bits until a change in mode is acceptable, generally during bus Idle time, which is defined as at least 11 consecutive recessive bits.

21.3 ECAN Resources

Many useful resources are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note:	In the event you are not able to access the
	product page using the link above, enter
	this URL in your browser:
	http://www.microchip.com/wwwproducts/
	Devices.aspx?dDocName=en555464

21.3.1 KEY RESOURCES

- Section 21. "Enhanced Controller Area Network (ECAN™)" (DS70353)
- Code Samples
- · Application Notes
- · Software Libraries
- · Webinars
- All related dsPIC33E/PIC24E Family Reference Manuals Sections
- Development Tools

^{© 2011-2012} Microchip Technology Inc.

21.4 ECAN Control Registers

REGISTER				-	_	
U-0	U-0 R/W-0	R/W-0	R/W-0	R/W-1	R/W-0	R/W-0
	— CSIDL	ABAT	CANCKS		REQOP<2:0>	
bit 15						bit
R-1	R-0 R-0	U-0	R/W-0	U-0	U-0	R/W-0
11-1	OPMODE<2:0>		CANCAP			WIN
bit 7			CANCAI			bit
Legend:	C = Writal	ble bit, but only '0)' can be written t	o clear the l	bit r = Bit is Rese	rved
R = Readab	le bit W = Writa	ble bit	U = Unimplem	ented bit, re	ad as '0'	
-n = Value a	t POR '1' = Bit is	set	'0' = Bit is clea	red	x = Bit is unkn	own
bit 15-14	Unimplemented: Read	as '0'				
bit 13	CSIDL: Stop in Idle Mod	e bit				
	1 = Discontinue module 0 = Continue module op			e mode		
bit 12	ABAT: Abort All Pending					
	1 = Signal all transmit bu	ffers to abort trai	nsmission			
	0 = Module will clear this	bit when all tran	smissions are at	orted		
bit 11	CANCKS: ECAN Module		ource Select bit			
	1 = FCAN is equal to 2 *	-P				
	0 = FCAN is equal to FP					
bit 10-8	REQOP<2:0>: Request	-	bits			
	111 = Set Listen All Mes	sages mode				
	110 = Reserved 101 = Reserved					
	100 = Set Configuration	mode				
	011 = Set Listen Only M					
	010 = Set Loopback mo					
	001 = Set Disable mode					
	000 = Set Normal Opera					
bit 7-5	OPMODE<2:0>: Operation		a a d a			
	111 = Module is in Lister 110 = Reserved	1 All Messages II	lode			
	101 = Reserved					
	100 = Module is in Confi	guration mode				
	011 = Module is in Lister	-				
	010 = Module is in Loop 001 = Module is in Disat					
	000 = Module is in Disa		de			
bit 4	Unimplemented: Read	-				
bit 3	CANCAP: CAN Messag		Capture Event E	nable bit		
	1 = Enable input capture		-			
	0 = Disable CAN capture		-			
bit 2-1	Unimplemented: Read	as '0'				
bit 0	WIN: SFR Map Window	Select bit				
	1 = Use filter window					
	0 = Use buffer window					

			•••••=		_		
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	—		_		_	—	—
bit 15							bit 8
U-0	U-0	U-0	R-0	R-0	R-0	R-0	R-0
—	—	—			DNCNT<4:0>		
bit 7							bit 0
Legend:		C = Writable	bit, but only '0	' can be writte	n to clear the bit		
R = Readab	le bit	W = Writable	bit	U = Unimple	mented bit, read	l as '0'	
-n = Value a	It POR	'1' = Bit is se	t	'0' = Bit is cle	eared	x = Bit is unkr	nown
bit 15-5	Unimplemer	nted: Read as	'0'				
bit 4-0	DNCNT<4:0	>: DeviceNet [™]	Filter Bit Num	ber bits			
		1 = Invalid sel		with EID<175			
	10001 - CO	inpare up to ua	ia byte 3, bit 0				

REGISTER 21-2: CiCTRL2: ECAN™ CONTROL REGISTER 2

00001 = Compare up to data byte 1, bit 7 with EID<0>

00000 = Do not compare data bytes

© 2011-2012 Microchip Technology Inc.

•

REGISTER				CODE REGIS			
U-0	U-0	U-0	R-0	R-0	R-0	R-0	R-0
_	—	—			FILHIT<4:()>	
bit 15							bit
U-0	R-1	R-0	R-0	R-0	R-0	R-0	R-0
_				ICODE<6:0>	>		
bit 7							bit
_egend:		C = Writable b	oit, but only '	0' can be writter	n to clear the	bit	
R = Readabl	le bit	W = Writable I			mented bit, re		
-n = Value at	t POR	'1' = Bit is set		'0' = Bit is cle		x = Bit is unkr	nown
bit 15-13	Unimplement	ted: Read as ')'				
bit 12-8	FILHIT<4:0>:	Filter Hit Num	per bits				
	10000-11111						
	01111 = Filter	r 15					
	•						
	•						
	•	. 4					
	00001 = Filter 00000 = Filter						
bit 7		ted: Read as '(ı'				
bit 6-0	-	Interrupt Flag					
		11111 = Resei					
		FO almost full					
		eceiver overflo					
		/ake-up interrup	ot				
	1000001 = Er 1000000 = No						
	•	o interrupt					
	•						
	•						
		11111 = Resei B15 buffer Inte					
	•						
	•						
	•						
		B9 buffer interr B8 buffer interr	•				
	0000111 = TF	RB7 buffer inte	rrupt				
		RB6 buffer inte					
		RB5 buffer inte RB4 buffer inte					
		RB3 buffer inte					
	0000010 = TF	RB2 buffer inte	rrupt				
		RB1 buffer inte					
	0000000 = TF	RB0 Buffer inte	rrupt				

REGISTER 21-3: CiVEC: ECAN™ INTERRUPT CODE REGISTER

			ROL REGIS				
R/W-0	R/W-0	U-0	U-0	U-0	U-0	U-0	
DMABS<2:0>		_		—	_	_	
						bit 8	
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
						bit (
le bit	W = Writable I	oit	•		d as '0'		
t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown	
101 = 24 buff 100 = 16 buff 011 = 12 buff 010 = 8 buffe 001 = 6 buffe 000 = 4 buffe	ers in RAM ers in RAM ers in RAM rs in RAM rs in RAM rs in RAM						
-							
11111 = Rea	d buffer RB31		ກເວ				
	U-0 U-0 Ie bit t POR DMABS<2:0> 111 = Reserv 110 = 32 buff 101 = 24 buff 101 = 24 buff 011 = 12 buff 011 = 12 buff 010 = 8 buffe 001 = 6 buffe 000 = 4 buffe Unimplemen FSA<4:0>: FI 11111 = Rea	U-0 U-0 — — C = Writable b le bit W = Writable b t POR '1' = Bit is set DMABS<2:0>: DMA Buffer S 111 = Reserved 110 = 32 buffers in RAM 101 = 24 buffers in RAM 100 = 16 buffers in RAM 010 = 8 buffers in RAM 010 = 8 buffers in RAM 010 = 4 buffers in RAM 000 = 4 buffers in RAM 000 = 4 buffers in RAM 000 = 4 buffers in RAM	DMABS<2:0> — U-0 U-0 R/W-0 — — — C = Writable bit, but only '0 Image: Comparison of the stress of the	DMABS<2:0> — — — U-0 U-0 R/W-0 R/W-0 Image: C = Writable bit, but only '0' can be written le bit W = Writable bit U = Unimpler t POR '1' = Bit is set '0' = Bit is cle DMABS<2:0>: DMA Buffer Size bits 111 = Reserved 110 = 32 buffers in RAM 101 = 24 buffers in RAM 100 = 16 buffers in RAM 011 = 12 buffers in RAM 010 = 8 buffers in RAM 001 = 6 buffers in RAM 000 = 4 buffers in RAM 001 = 6 buffers in RAM 011 = 12 buffers in RAM 001 = 6 buffers in RAM 011 = 12 buffers in RAM 111 = Read as '0' FSA<4:0>: FIFO Area Starts with Buffer bits 1111 = Read buffer RB31	DMABS<2:0>	DMABS<2:0>	

REGISTER 21-4: CIFCTRL: ECAN™ FIFO CONTROL REGISTER

U-0	U-0	R-0	R-0	R-0	R-0	R-0	R-0
	_			FBP	°<5:0>		
bit 15	•	•					bit
U-0	U-0	R-0	R-0	R-0	R-0	R-0	R-0
— h:+ 7				FNR	B<5:0>		L:4
bit 7							bit
Legend:		C = Writable b	bit, but only '0'	can be written	n to clear the bi	t	
R = Readab	le bit	W = Writable	bit	U = Unimplen	nented bit, rea	d as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
	011110 = F • • 000001 = T 000000 = T	RB1 buffer RB0 buffer					
bit 7-6 bit 5-0	-	RB30 buffer		ter bits			

U-0	U-0	R-0	R-0	R-0	R-0	R-0	R-0
_	_	ТХВО	TXBP	RXBP	TXWAR	RXWAR	EWARN
bit 15			·		• 	·	bit 8
R/C-0	R/C-0	R/C-0	U-0	R/C-0	R/C-0	R/C-0	R/C-0
IVRIF	WAKIF	ERRIF		FIFOIF	RBOVIF	RBIF	TBIF
bit 7		•					bit (
Legend:		C = Writable	bit, but only '0	' can be writter	n to clear the bi	t	
R = Readable	e bit	W = Writable	bit	U = Unimpler	mented bit, read	d as '0'	
-n = Value at	POR	'1' = Bit is se	t	'0' = Bit is cle	eared	x = Bit is unkr	nown
bit 15-14	Unimplemen	ted: Read as	0'				
bit 13	1 = Transmitt	mitter in Error er is in Bus Of er is not in Bus	fstate	bit			
bit 12	TXBP: Transi 1 = Transmitt	mitter in Error er is in Bus Pa er is not in Bus	State Bus Pas ssive state				
bit 11	1 = Receiver	ver in Error Sta is in Bus Pass is not in Bus P	ive state	ve bit			
bit 10	1 = Transmitt	nsmitter in Erro er is in Error W er is not in Erro	/arning state	•			
bit 9	1 = Receiver	ceiver in Error is in Error War is not in Error	ning state				
bit 8	EWARN: Trai 1 = Transmitt	nsmitter or Ree er or Receiver	ceiver in Error is in Error Sta	State Warning te Warning sta State Warning	te		
bit 7	IVRIF: Invalid 1 = Interrupt I	l Message Inte Request has o Request has n	rrupt Flag bit ccurred	J			
bit 6	WAKIF: Bus	Wake-up Activ Request has o Request has n	ity Interrupt Fl ccurred	ag bit			
bit 5	ERRIF: Error 1 = Interrupt I	•	bit (multiple s ccurred	ources in CiINI	ſF<13:8> regist	er)	
bit 4	•	ted: Read as					
bit 3	-	Almost Full Ir		it			
	•	Request has o					
		Request has n					
bit 2	1 = Interrupt I	Buffer Overflo Request has o Request has n	ccurred	ag bit			
bit 1	RBIF: RX But 1 = Interrupt I	ffer Interrupt F Request has o Request has n	lag bit ccurred				
bit 0	TBIF: TX Buf 1 = Interrupt I	fer Interrupt FI Request has o Request has n	ag bit ccurred				

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
		_	_	_	_	_	
bit 15				1			bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
IVRIE	WAKIE	ERRIE	—	FIFOIE	RBOVIE	RBIE	TBIE
bit 7							bit (
Legend:		C = Writable	bit. but only '()' can be written	to clear the bit		
R = Readab	le bit	W = Writable	-		nented bit, read	as '0'	
-n = Value a		'1' = Bit is set		'0' = Bit is cle		x = Bit is unkr	nown
bit 15-8	Unimplemen	ted: Read as '	0'				
bit 7		d Message Inte	•	bit			
		Request Enabl					
		Request not er					
bit 6		Wake-up Activ Request Enabl		nable bit			
		Request not er					
bit 5		Interrupt Enat					
		Request Enabl					
		Request not er					
bit 4	Unimplemen	ted: Read as '	0'				
bit 3	FIFOIE: FIFC) Almost Full Ir	nterrupt Enabl	e bit			
		Request Enabl					
	•	Request not er					
bit 2		Buffer Overflo		nable bit			
		Request Enabl					
L:L 4		Request not er					
bit 1		ffer Interrupt E Request Enabl					
		Request not er					
bit 0		ffer Interrupt Er					
DILU							
		Request Enabl					

REGISTER 21-8:	CIEC: ECAN™ TRANSMIT/RECEIVE ERROR COUNT REGISTER
----------------	---

			•				
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
			TERR	CNT<7:0>			
bit 15							bit 8
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
			RERR	CNT<7:0>			
bit 7							bit 0
Legend:		C = Writable bit,	, but only '	0' can be written to	clear the b	oit	
R = Readable bit		W = Writable bit	t	U = Unimplemen	ted bit, rea	ad as '0'	
-n = Value at POR		'1' = Bit is set		'0' = Bit is cleared	b	x = Bit is unkno	wn

bit 15-8	TERRCNT<7:0>: Transmit Error Count bits
bit 7-0	RERRCNT<7:0>: Receive Error Count bits

REGISTER 21-9: CiCFG1: ECAN™ BAUD RATE CONFIGURATION REGISTER 1

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	—			_	—		—
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
SJW	<1:0>	BRP<5:0>						
bit 7							bit 0	

Legend:				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15-8	Unimplemented: Read as '0'
bit 7-6	SJW<1:0>: Synchronization Jump Width bits
	11 = Length is 4 x Tq
	10 = Length is 3 x TQ
	01 = Length is 2 x TQ
	00 = Length is 1 x TQ
bit 5-0	BRP<5:0>: Baud Rate Prescaler bits
	11 1111 = Tq = 2 x 64 x 1/FCAN
	•
	•
	•
	00 0010 = TQ = 2 x 3 x 1/FCAN
	00 0001 = TQ = 2 x 2 x 1/FCAN
	00 0000 = Tq = 2 x 1 x 1/FCAN

^{© 2011-2012} Microchip Technology Inc.

U-0	R/W-x	U-0	U-0	U-0	R/W-x	R/W-x	R/W-x				
	WAKFIL	_	_	_		SEG2PH<2:0>					
bit 15					•		bit				
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x				
SEG2PHTS	SAM		SEG1PH<2:0>			PRSEG<2:0>					
bit 7							bit				
Legend:											
R = Readable	bit	W = Writable	e bit	U = Unimple	mented bit, re	ad as '0'					
-n = Value at F	POR	'1' = Bit is se	t	'0' = Bit is cl	eared	x = Bit is unkno	own				
			<i>.</i> .								
bit 15	•	nted: Read as									
bit 14			Line Filter for W	ake-up bit							
	 I = Use CAN bus line filter for wake-up CAN bus line filter is not used for wake-up 										
bit 13-11		nted: Read as		÷up							
bit 10-8											
bit 10-0	SEG2PH<2:0>: Phase Segment 2 bits 111 = Length is 8 x TQ										
	•										
	•										
	000 = Lenath	h is 1 x To									
bit 7	-	000 = Length is 1 x TQ SEG2PHTS: Phase Segment 2 Time Select bit									
	1 = Freely pr	ogrammable			a Time (IPT). v	whichever is greate	er				
bit 6	 0 = Maximum of SEG1PH bits or Information Processing Time (IPT), whichever is greater SAM: Sample of the CAN bus Line bit 										
	1 = Bus line is sampled three times at the sample point										
h it F 0	0 = Bus line is sampled once at the sample point										
bit 5-3	SEG1PH<2:0>: Phase Segment 1 bits										
	111 = Length is 8 x TQ										
	•										
		h is 1 v To									
bit 2-0	000 = Length		Timo Soamon	hito							
DIL 2-0	PRSEG<2:0>: Propagation Time Segment bits 111 = Length is 8 x TQ										
	•										
	•										
	•										
	000 = Length	h is 1 x To									
	uuu – Lengu										

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
FLTEN14	FLTEN13	FLTEN12	FLTEN11	FLTEN10	FLTEN9	FLTEN8
						bit 8
R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
FLTEN6	FLTEN5	FLTEN4	FLTEN3	FLTEN2	FLTEN1	FLTEN0
						bit 0
Legend: C = Writable bit, but only '0' can be written to clear the bit						
R = Readable bit W = Writable bit			U = Unimplemented bit, read as '0'			
	R/W-1 FLTEN6	FLTEN14 FLTEN13 R/W-1 R/W-1 FLTEN6 FLTEN5 C = Writable b	FLTEN14 FLTEN13 FLTEN12 R/W-1 R/W-1 R/W-1 FLTEN6 FLTEN5 FLTEN4 C = Writable bit, but only '0'	FLTEN14 FLTEN13 FLTEN12 FLTEN11 R/W-1 R/W-1 R/W-1 R/W-1 FLTEN6 FLTEN5 FLTEN4 FLTEN3 C = Writable bit, but only '0' can be written C an be written C an be written	FLTEN14 FLTEN13 FLTEN12 FLTEN11 FLTEN10 R/W-1 R/W-1 R/W-1 R/W-1 R/W-1 FLTEN6 FLTEN5 FLTEN4 FLTEN3 FLTEN2 C = Writable bit, but only '0' can be written to clear the bit	FLTEN14 FLTEN13 FLTEN12 FLTEN11 FLTEN10 FLTEN9 R/W-1 R/W-1 R/W-1 R/W-1 R/W-1 R/W-1 FLTEN6 FLTEN5 FLTEN4 FLTEN3 FLTEN2 FLTEN1 C = Writable bit, but only '0' can be written to clear the bit C C C C

'0' = Bit is cleared

x = Bit is unknown

REGISTER 21-11: CIFEN1: ECAN™ ACCEPTANCE FILTER ENABLE REGISTER 1

bit 15-0

bit 7

-n = Value at POR

FLTENn: Enable Filter n to Accept Messages bits

'1' = Bit is set

1 = Enable Filter n

0 = Disable Filter n

REGISTER 21-12: CiBUFPNT1: ECAN™ FILTER 0-3 BUFFER POINTER REGISTER 1

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	F3BP<	<3:0>			F2BP	<3:0>	
bit 15							bit 8
-							
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
F1BP<3:0>					F0BP	<3:0>	

F1BP<3:0>

Legend:	C = Writable bit, but only '0' can be written to clear the bit					
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'				
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

bit 15-12	F3BP<3:0>: RX Buffer mask for Filter 3 bits 1111 = Filter hits received in RX FIFO buffer 1110 = Filter hits received in RX Buffer 14
	•
	•
	•
	0001 = Filter hits received in RX Buffer 1
	0000 = Filter hits received in RX Buffer 0
bit 11-8	F2BP<3:0>: RX Buffer mask for Filter 2 bits (same values as bit 15-12)
bit 7-4	F1BP<3:0>: RX Buffer mask for Filter 1 bits (same values as bit 15-12)
bit 3-0	F0BP<3:0>: RX Buffer mask for Filter 0 bits (same values as bit 15-12)

bit 0

REGISTER 21-13. CIDOI FINIZ. ECAN				TIETER 4-7 DOLLER FOINTER REGISTER Z					
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
F7BP<3:0>				F6BP<3:0>					
bit 15				·			bit 8		
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
	F5B	P<3:0>			F4BF	P<3:0>			
bit 7							bit 0		
Legend:		C = Writable	bit, but only '0	' can be written	to clear the bi	t			
R = Readabl	e bit	W = Writable	bit	U = Unimplemented bit, read as '0'					
-n = Value at	POR	'1' = Bit is set	t	'0' = Bit is cleared x = Bit is unknow			nown		
bit 15-12	F7BP<3:0>: RX Buffer mask for Filter 7 bits 1111 = Filter hits received in RX FIFO buffer 1110 = Filter hits received in RX Buffer 14 • • 0001 = Filter hits received in RX Buffer 1 0000 = Filter hits received in RX Buffer 0								
bit 11-8	F6BP<3:0>	: RX Buffer mas	k for Filter 6 b	its (same value	s as bit 15-12)				
bit 7-4	F5BP<3:0>	F5BP<3:0>: RX Buffer mask for Filter 5 bits (same values as bit 15-12)							

REGISTER 21-13: CIBUFPNT2: ECAN™ FILTER 4-7 BUFFER POINTER REGISTER 2

REGISTER 21-14: CiBUFPNT3: ECAN™ FILTER 8-11 BUFFER POINTER REGISTER 3

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
F11BP<3:0>					F10B	P<3:0>			
bit 15							bit 8		
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
L	F9BP	<3:0>			F8BF	P<3:0>			
bit 7							bit 0		
Legend:		C = Writable	bit, but only '0	' can be written	to clear the bi	t			
R = Readable	e bit	W = Writable	•	U = Unimplemented bit, read as '0'					
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle		x = Bit is unkr	nown		
	-		-				-		
bit 15-12	F11BP<3:0>: RX Buffer mask for Filter 11 bits								
	1111 = Filter hits received in RX FIFO buffer 1110 = Filter hits received in RX Buffer 14								
	•								
	0001 = Filter	hits received in	n RX Buffer 1						
	0001 1.110	hits received in							
bit 11-8) bits (same val	ues as hit 15-1	2)			
bit 7-4				its (same value		,			
bit 3-0									
DIL 3-0	F00743.02.			its (same value	5 a5 Dil 10-12)				

REGISTER	21-15: CIDU	FPN14: ECA				REGISTER 4		
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
	F15B	P<3:0>			F14E	3P<3:0>		
bit 15						bit 8		
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
	F13B	P<3:0>			F12E	3P<3:0>		
bit 7							bit 0	
Legend: C = Writable bit, but only '0')' can be written	to clear the b	oit		
R = Readabl	le bit	W = Writable	bit	U = Unimplemented bit, read as '0'				
-n = Value at	t POR	'1' = Bit is set	t	'0' = Bit is cleared x = Bit i			s unknown	
h# 45 40			ala fan Filtan di	- h:4-				
bit 15-12	F15BP<3:0>: RX Buffer mask for Filter 15 bits 1111 = Filter hits received in RX FIFO buffer							
		er hits received i		-				
	•			•				
	•							
	•							

F14BP<3:0>: RX Buffer mask for Filter 14 bits (same values as bit 15-12)

F13BP<3:0>: RX Buffer mask for Filter 13 bits (same values as bit 15-12)

F12BP<3:0>: RX Buffer mask for Filter 12 bits (same values as bit 15-12)

REGISTER 21-15: CiBUFPNT4: ECAN™ FILTER 12-15 BUFFER POINTER REGISTER 4

0001 = Filter hits received in RX Buffer 1 0000 = Filter hits received in RX Buffer 0

bit 11-8

bit 7-4

bit 3-0

	n (n =	0-15)						
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	
SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	
bit 15							bit 8	
R/W-x	R/W-x	R/W-x	U-0	R/W-x	U-0	R/W-x	R/W-x	
SID2	SID1	SID0	_	EXIDE	_	EID17	EID16	
bit 7							bit 0	
Legend:		C = Writable b	oit, but only '0)' can be writter	to clear the bi	t		
R = Readable	bit	W = Writable	bit	U = Unimplemented bit, read as '0'				
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown				
bit 15-5	1 = Message 0 = Message	Standard Identifi address bit SIE address bit SIE	0x must be '1 0x must be '0					
bit 4	-	ted: Read as '						
bit 3	<u>If MIDE = 1:</u> 1 = Match on	nded Identifier E ly messages wi ly messages wi	th extended i					
bit 2	0	ted: Read as ')'					
bit 1-0	EID<17:16>:	Extended Ident	ifier bits					

1 = Message address bit EIDx must be '1' to match filter 0 = Message address bit EIDx must be '0' to match filter

REGISTER 21-16: CIRXFnSID: ECAN[™] ACCEPTANCE FILTER STANDARD IDENTIFIER REGISTER n (n = 0-15)

	n (n =	0-15)					
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
EID15	EID14	EID13	EID12	EID11	EID10	EID9	EID8
bit 15							bit 8
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
EID7	EID6	EID5	EID4	EID3	EID2	EID1	EID0
bit 7							bit 0

REGISTER 21-17: CIRXFnEID: ECAN[™] ACCEPTANCE FILTER EXTENDED IDENTIFIER REGISTER n (n = 0-15)

Legend:	C = Writable bit, but o	C = Writable bit, but only '0' can be written to clear the bit					
R = Readable bit	W = Writable bit	U = Unimplemented bit	t, read as '0'				
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown				

bit 15-0

EID<15:0>: Extended Identifier bits

1 = Message address bit EIDx must be '1' to match filter

0 = Message address bit EIDx must be '0' to match filter

REGISTER 21-18: CIFMSKSEL1: ECAN™ FILTER 7-0 MASK SELECTION REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
F7MSK<1:0>		F6MSK<1:0>		F5MSK<1:0>		F4MSK<1:0>	
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
10110							
	<<1:0>	F2MSł	<<1:0>	F1MS	K<1:0>	F0MSł	<<1:0>

Legend:	C = Writable bit, but on	C = Writable bit, but only '0' can be written to clear the bit					
R = Readable bit	W = Writable bit	U = Unimplemented bit	U = Unimplemented bit, read as '0'				
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown				

bit 15-14	F7MSK<1:0>: Mask Source for Filter 7 bit
	11 = Reserved
	10 = Acceptance Mask 2 registers contain mask
	01 = Acceptance Mask 1 registers contain mask
	00 = Acceptance Mask 0 registers contain mask
bit 13-12	F6MSK<1:0>: Mask Source for Filter 6 bit (same values as bit 15-14)
bit 11-10	F5MSK<1:0>: Mask Source for Filter 5 bit (same values as bit 15-14)
bit 9-8	F4MSK<1:0>: Mask Source for Filter 4 bit (same values as bit 15-14)
bit 7-6	F3MSK<1:0>: Mask Source for Filter 3 bit (same values as bit 15-14)
bit 5-4	F2MSK<1:0>: Mask Source for Filter 2 bit (same values as bit 15-14)
bit 3-2	F1MSK<1:0>: Mask Source for Filter 1 bit (same values as bit 15-14)
bit 1-0	F0MSK<1:0>: Mask Source for Filter 0 bit (same values as bit 15-14)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
F15MSK<1:0>		F14MSK<1:0>		F13MS	F13MSK<1:0>		K<1:0>
bit 15							bit 8
			DAMO				
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	SK<1:0>	F10MS	K<1:0>	F9MS	K<1:0>	F8MSI	K<1:0>
bit 7							bit C
Legend:		C = Writable b	oit, but only '0	' can be written	to clear the bit		
R = Readable	e bit	W = Writable	bit	U = Unimplemented bit, read as '0'			
-n = Value at	POR	'1' = Bit is set '0' = Bit is cleare			x = Bit is unkr	nown	
bit 15-14	11 = Reserve 10 = Accepta 01 = Accepta	0>: Mask Sourc ed ance Mask 2 reg ance Mask 1 reg ance Mask 0 reg	gisters contair gisters contair	n mask n mask			
bit 13-12	F14MSK<1:0	0>: Mask Sourc	e for Filter 14	bit (same value	es as bit 15-14)		
bit 11-10	F13MSK<1:0	0>: Mask Sourc	e for Filter 13	bit (same value	es as bit 15-14)		
bit 9-8	F12MSK<1:0	D>: Mask Sourc	e for Filter 12	bit (same value	es as bit 15-14)		
bit 7-6	F11MSK<1:0	D>: Mask Source	e for Filter 11	bit (same value	s as bit 15-14)		
bit 5-4	F10MSK<1:0	0>: Mask Sourc	e for Filter 10	bit (same value	es as bit 15-14)		
bit 3-2	F9MSK<1:0>	Hask Source	for Filter 9 bit	t (same values :	as bit 15-14)		
	F9MSK<1:0>: Mask Source for Filter 9 bit (same values as bit 15-14) F8MSK<1:0>: Mask Source for Filter 8 bit (same values as bit 15-14)						

REGISTER 21-19: CiFMSKSEL2: ECAN™ FILTER 15-8 MASK SELECTION REGISTER

REGISTER 21-20: CIRXMnSID: ECAN™ ACCEPTANCE FILTER MASK STANDARD IDENTIFIER

	REGIS	STER n (n = 0	-2)				
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3
bit 15							bit 8
R/W-x	R/W-x	R/W-x	U-0	R/W-x	U-0	R/W-x	R/W-x
SID2	SID1	SID0		MIDE	<u> </u>	EID17	EID16
bit 7							bit 0
Legend:		C = Writable I	oit, but only '0	' can be writter	n to clear the bit		
R = Readable bit W = Writable bit U =					mented bit, read	l as '0'	
-n = Value at	t POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown	
bit 15-5	SID<10:0>: S	Standard Identif	ier bits				
		it SIDx in filter of					
	0 = Bit SIDx i	is don't care in t	filter comparis	son			
bit 4	Unimplemen	ted: Read as '	0'				
bit 3	MIDE: Identif	ier Receive Mo	de bit				
	1 = Match on	ly message typ	es (standard	or extended ad	ldress) that corr	espond to EXII	DE bit in filter
0 = Match either standard or extended address message if filter							
	(i.e., if (Fi	ilter SID) = (Me	ssage SID) o	r if (Filter SID/E	EID) = (Message	e SID/EID))	
bit 2	Unimplemen	nted: Read as '	0'				
bit 1-0	EID<17:16>:	Extended Iden	tifier bits				
	1 = Include b	it EIDx in filter of	comparison				

0 = Bit EIDx is don't care in filter comparison

REGISTER 21-21: CIRXMnEID: ECAN[™] ACCEPTANCE FILTER MASK EXTENDED IDENTIFIER REGISTER n (n = 0-2)

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
EID15	EID14	EID13	EID12	EID11	EID10	EID9	EID8
bit 15							bit 8
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
EID7	EID6	EID5	EID4	EID3	EID2	EID1	EID0

Legend:	C = Writable bit, but only '0' can be written to clear the bit					
R = Readable bit	W = Writable bit	U = Unimplemented bit	t, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

bit 15-0 EID<15:0>: Extended Identifier bits

1 = Include bit EIDx in filter comparison

0 = Bit EIDx is don't care in filter comparison

bit 7

bit 0

^{© 2011-2012} Microchip Technology Inc.

R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0
RXFUL15	RXFUL14	RXFUL13	RXFUL12	RXFUL11	RXFUL10	RXFUL9	RXFUL8
bit 15							bit 8
R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0
RXFUL7	RXFUL6	RXFUL5	RXFUL4	RXFUL3	RXFUL2	RXFUL1	RXFUL0
bit 7							bit 0

REGISTER 21-22: CIRXFUL1: ECAN™ RECEIVE BUFFER FULL REGISTER 1

Legend:	C = Writable bit, but only 'C	C = Writable bit, but only '0' can be written to clear the bit				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

bit 15-0 **RXFUL<15:0>:** Receive Buffer n Full bits

1 = Buffer is full (set by module)

0 = Buffer is empty (cleared by user software)

REGISTER 21-23: CIRXFUL2: ECAN™ RECEIVE BUFFER FULL REGISTER 2

| R/C-0 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| RXFUL31 | RXFUL30 | RXFUL29 | RXFUL28 | RXFUL27 | RXFUL26 | RXFUL25 | RXFUL24 |
| bit 15 | | | | | | | bit 8 |

| R/C-0 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| RXFUL23 | RXFUL22 | RXFUL21 | RXFUL20 | RXFUL19 | RXFUL18 | RXFUL17 | RXFUL16 |
| bit 7 | | | | | | | bit 0 |

Legend:	C = Writable bit, but or	C = Writable bit, but only '0' can be written to clear the bit					
R = Readable bit	W = Writable bit	U = Unimplemented bi	t, read as '0'				
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown				

bit 15-0 RXFUL<31:16>: Receive Buffer n Full bits

1 = Buffer is full (set by module)

0 = Buffer is empty (cleared by user software)

REGIOTER 2							
R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0
RXOVF15	RXOVF14	RXOVF13	RXOVF12	RXOVF11	RXOVF10	RXOVF9	RXOVF8
bit 15			-		-		bit 8
R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0
RXOVF7	RXOVF6	RXOVF5	RXOVF4	RXOVF3	RXOVF2	RXOVF1	RXOVF0
bit 7							bit 0
Legend:	Legend: C = Writable bit, but only '0' can be written to clear the bit						

U = Unimplemented bit, read as '0'

x = Bit is unknown

'0' = Bit is cleared

REGISTER 21-24: CIRXOVF1: ECAN™ RECEIVE BUFFER OVERFLOW REGISTER 1

bit 15-0

R = Readable bit

-n = Value at POR

RXOVF<15:0>: Receive Buffer n Overflow bits

W = Writable bit

'1' = Bit is set

1 = Module attempted to write to a full buffer (set by module)

0 = No overflow condition (cleared by user software)

REGISTER 21-25: CiRXOVF2: ECAN™ RECEIVE BUFFER OVERFLOW REGISTER 2

| R/C-0 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| RXOVF31 | RXOVF30 | RXOVF29 | RXOVF28 | RXOVF27 | RXOVF26 | RXOVF25 | RXOVF24 |
| bit 15 | | | | | | | bit 8 |

| R/C-0 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| RXOVF23 | RXOVF22 | RXOVF21 | RXOVF20 | RXOVF19 | RXOVF18 | RXOVF17 | RXOVF16 |
| bit 7 | | | | | | | bit 0 |

Legend:	C = Writable bit, but only 'C	C = Writable bit, but only '0' can be written to clear the bit				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

bit 15-0

RXOVF<31:16>: Receive Buffer n Overflow bits

1 = Module attempted to write to a full buffer (set by module)

0 = No overflow condition (cleared by user software)

^{© 2011-2012} Microchip Technology Inc.

REGISTER 21-26: Cil	TRmnCON: ECAN™ Tx/Rx BU	FER m CONTROL REGISTER
---------------------	-------------------------	------------------------

R/W-0	R-0	R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0				
TXENn	TXABTn	TXLARBn	TXERRn	TXREQn	RTRENn	TXnPR	l<1:0>				
bit 15							bit				
R/W-0	R-0	R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0				
TXENm											
bit 7							bit				
Legend:		C = Writable k	oit, but only '0'	can be writter	to clear the bit						
R = Readable	e bit	W = Writable	-		nented bit, read						
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle		x = Bit is unkn	own				
bit 15-8	See Definitior	n for Bits 7-0, C	ontrols Buffer i	า							
bit 7	TXENm: TX/	RX Buffer Seled	ction bit								
	1 = Buffer TR	Bn is a transmi	t buffer								
	0 = Buffer TRBn is a receive buffer										
bit 6		essage Aborted	bit ⁽¹⁾								
	1 = Message 0 = Message	was aborted completed tran	smission succ	essfully							
bit 5	TXLARBm: N	/lessage Lost A	rbitration bit ⁽¹⁾								
	Ų	lost arbitration	Ų								
	•	did not lose arl		•							
bit 4		ror Detected D	•								
		or occurred whi									
1.11.0		or did not occur		sage was bei	ng sent						
bit 3		essage Send R	-								
	1 = Requests sent.	that a message	e de sent. The	DIT AUTOMATICA	ally clears when	the message is	s successful				
	○ = Clearing t	bo bit to (0) whi	le set requests	s a message a	abort.						
	0 = Cleaning t		RTRENm: Auto-Remote Transmit Enable bit								
bit 2	-			bit							
bit 2	RTRENm: Au		nsmit Enable b		set						
bit 2	RTRENm: Au 1 = When a re	ito-Remote Tra	nsmit Enable b is received, T>	REQ will be							
bit 2 bit 1-0	RTRENm: Au 1 = When a ro 0 = When a ro TXmPRI<1:0	to-Remote Tra emote transmit emote transmit >: Message Tra	nsmit Enable b is received, T> is received, T> ansmission Prio	(REQ will be s (REQ will be u							
	RTRENm: Au 1 = When a ro 0 = When a ro TXmPRI<1:0 11 = Highest	to-Remote Tra emote transmit emote transmit >: Message Tra message priori	nsmit Enable b is received, T> is received, T> ansmission Prio ty	(REQ will be s (REQ will be u							
	RTRENm: Au 1 = When a ro 0 = When a ro TXmPRI<1:0 11 = Highest 10 = High inte	to-Remote Tra emote transmit emote transmit >: Message Tra	nsmit Enable b is received, T> is received, T> ansmission Prio ty sage priority	(REQ will be s (REQ will be u							

Note 1: This bit is cleared when TXREQ is set.

Note: The buffers, SID, EID, DLC, Data Field and Receive Status registers are located in DMA RAM.

21.5 ECAN Message Buffers

ECAN Message Buffers are part of RAM Memory. They are not ECAN Special Function Registers. The user application must directly write into the RAM area that is configured for ECAN Message Buffers. The location and size of the buffer area is defined by the user application.

BUFFER 21-1: ECAN[™] MESSAGE BUFFER WORD 0

U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
_	_	_	SID10	SID9	SID8	SID7	SID6
bit 15							bit 8

| R/W-x |
|-------|-------|-------|-------|-------|-------|-------|-------|
| SID5 | SID4 | SID3 | SID2 | SID1 | SID0 | SRR | IDE |
| bit 7 | | | | | | | bit 0 |

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	l as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-13	Unimplemented: Read as '0'
bit 12-2	SID<10:0>: Standard Identifier bits
bit 1	SRR: Substitute Remote Request bit
	<u>When TXIDE = 0:</u> 1 = Message will request remote transmission 0 = Normal message
	<u>When TXIDE = 1:</u> The SRR bit must be set to '1'
bit 0	IDE: Extended Identifier bit
	 1 = Message will transmit extended identifier 0 = Message will transmit standard identifier

BUFFER 21-2: ECAN™ MESSAGE BUFFER WORD 1

U-0	U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x
_	—	—	—	EID17	EID16	EID15	EID14
bit 15							bit 8

| R/W-x |
|-------|-------|-------|-------|-------|-------|-------|-------|
| EID13 | EID12 | EID11 | EID10 | EID9 | EID8 | EID7 | EID6 |
| bit 7 | | | | | | | bit 0 |

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-12 **Unimplemented:** Read as '0'

bit 11-0 EID<17:6>: Extended Identifier bits

^{© 2011-2012} Microchip Technology Inc.

BUFFER 21-3	ECAN ^{IIII} MESSAGE BUFFER WORD 2									
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x			
EID5	EID4	EID3	EID2	EID1	EID0	RTR	RB1			
bit 15							bit 8			
U-x	U-x	U-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x			
		—	RB0	DLC3	DLC2	DLC1	DLC0			
bit 7							bit 0			
Legend:										
R = Readable b	it	W = Writable	bit	U = Unimpler	mented bit, read	as '0'				
-n = Value at PC	DR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	iown			
bit 9	RTR: Remote When TXIDE 1 = Message 0 = Normal m	will request ren essage	Request bit	sion						
bit 8 bit 7-5 bit 4		s ignored. ed Bit 1 t this bit to '0' p ted: Read as ' ed Bit 0	כי							

BUFFER 21-3: ECAN™ MESSAGE BUFFER WORD 2

bit 3-0 **DLC<3:0>:** Data Length Code bits

BUFFER 21-4: ECAN™ MESSAGE BUFFER WORD 3

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	
			B	yte 1				
bit 15							bit 8	
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	
			B	yte 0				
bit 7						bit 0		
Legend:								
R = Readable bit W = Writable		bit	bit U = Unimplemented bit,		ad as '0'			
-n = Value at POR '1'		'1' = Bit is set	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown	

bit 15-8 Byte 1<15:8>: ECAN™ Message byte 0

bit 7-0 Byte 0<7:0>: ECAN Message byte 1

BUFFER 21-5: ECAN™ MESSAGE BUFFER WORD 4

	-		-	-			
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
			B	yte 3			
bit 15							bit
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
			B	yte 2			
bit 7							bit
Lanandi							
Legend:							
R = Readable bi	R = Readable bit W = Writable bit		bit	U = Unimplemented bit, read as '0'			
-n = Value at POR '1' = Bit is set			'0' = Bit is cleared x = Bit is unkn			nown	

bit 15-8	Byte 3<15:8>: ECAN™ Message byte 3
bit 7-0	Byte 2<7:0>: ECAN Message byte 2

BUFFER 21-6: ECAN[™] MESSAGE BUFFER WORD 5

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
			B	/te 5			
bit 15							bit 8
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
			B	/te 4			
bit 7			•				bit (
Legend:							
R = Readable bit	dable bit W = Writable bit		bit	U = Unimplemented bit, read as '0'			
-n = Value at POR '1' = Bit is		'1' = Bit is set	t '0' = Bit is clea		ared	x = Bit is unkr	nown

bit 15-8 Byte 5<15:8>: ECAN™ Message byte 5

bit 7-0 Byte 4<7:0>: ECAN Message byte 4

BUFFER 21-7: ECAN™ MESSAGE BUFFER WORD 6

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
			B	yte 7			
bit 15							bit 8
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
			B	yte 6			
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit		bit	U = Unimplemented bit, read as '0'				
-n = Value at POR '1' = Bit is set			0' = Bit is cleared x = Bit is unknown			nown	

bit 15-8 Byte 7<15:8>: ECAN™ Message byte 7

bit 7-0 Byte 6<7:0>: ECAN Message byte 6

BUFFER 21-8: ECAN™ MESSAGE BUFFER WORD 7

U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
	_				FILHIT<4:0>(1))	
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	—		_	—		—	—
bit 7							bit 0
Legend:							
R = Readable b	oit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'	
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	างพท
bit 15-13	-	ted: Read as '					
bit 12-8	FILHIT<4:0>:	Filter Hit Code	e bits ⁽¹⁾				
	Encodes num	ber of filter that	t resulted in v	writing this buffe	er.		

bit 7-0 Unimplemented: Read as '0'

Note 1: Only written by module for receive buffers, unused for transmit buffers.

22.0 CHARGE TIME MEASUREMENT UNIT (CTMU)

- Note 1: This data sheet summarizes the features of the dsPIC33EPXXXGP50X. dsPIC33EPXXXMC20X/50X, and PIC24EPXXXGP/MC20X family of devices. It is not intended to be a comprehensive reference source. То complement the information in this data sheet, refer to Section 33. "Charge Time Measurement Unit (CTMU)" (DS70661) in the "dsPIC33E/PIC24E Family Reference Manual", which is available on the Microchip web site (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The Charge Time Measurement Unit is a flexible analog module that provides accurate differential time measurement between pulse sources, as well as asynchronous pulse generation. Its key features include:

- Four edge input trigger sources
- · Polarity control for each edge source
- · Control of edge sequence
- · Control of response to edges
- Precise time measurement resolution of 1 ns
- Accurate current source suitable for capacitive measurement
- On-chip temperature measurement using a built-in diode

Together with other on-chip analog modules, the CTMU can be used to precisely measure time, measure capacitance, measure relative changes in capacitance or generate output pulses that are independent of the system clock.

The CTMU module is ideal for interfacing with capacitive-based sensors. The CTMU is controlled through two registers: CTMUCON and CTMUICON. CTMUCON enables the module and controls edge source selection, edge source polarity selection and edge sequencing. The CTMUICON register controls the selection and trim of the current source.

CTMUCON1 or CTMUCON2 **CTMUICON** ITRIM<5:0> IRNG<1:0> Current Source t CTED1 X Edge Analog-to-Digital CTMU EDG1STAT Control TGEN Control Trigger CTED2 EDG2STAT Logic Current Logic Control Timer1 OC1 Pulse CTPLS IC1 Generator CMP1 CTMUI to ADC CTMUP Г CTMU TEMP C1IN1-X CTMU Temperature Sensor CDelay CMP1 External capacitor for pulse generation **Current Control Selection** TGEN EDG1STAT, EDG2STAT CTMU TEMP EDG1STAT = EDG2STAT 0 CTMUI to ADC EDG1STAT ≠ EDG2STAT 0 CTMUP EDG1STAT ≠ EDG2STAT 1 No Connect EDG1STAT = EDG2STAT 1

FIGURE 22-1: CTMU BLOCK DIAGRAM

22.1 CTMU Resources

Many useful resources are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note:	In the event you are not able to access the product page using the link above, enter this URL in your browser:
	http://www.microchip.com/wwwprod- ucts/Devices.aspx?dDoc- Name=en555464

22.1.1 KEY RESOURCES

- Section 33. "Charge Time Measurement Unit (CTMU)" (DS70661)
- · Code Samples
- · Application Notes
- · Software Libraries
- Webinars
- All related dsPIC33E/PIC24E Family Reference Manuals Sections
- Development Tools

22.2 CTMU Control Registers

REGISTER 22-1: CTMUCON1: CTMU CONTROL REGISTER 1

R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
CTMUEN		CTMUSIDL	TGEN	EDGEN	EDGSEQEN	IDISSEN ⁽¹⁾	CTTRIG			
bit 15							bit 8			
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
0-0	0-0	0-0	0-0	0-0	0-0	0-0	0-0			
 bit 7	_	—	_	_	_	_	bit (
							bit (
Legend:										
R = Readable	e bit	W = Writable I	bit	U = Unimpler	nented bit, read	l as '0'				
-n = Value at	POR	'1' = Bit is set '0' = Bit is cleared			ared	x = Bit is unknown				
bit 15	CTMUEN: C	TMU Enable bit								
	1 = Module is enabled									
	0 = Module i									
bit 14	Unimplemented: Read as '0'									
bit 13	CTMUSIDL: Stop in Idle Mode bit									
		nue module ope e module operat			le mode					
bit 12	TGEN: Time	TGEN: Time Generation Enable bit								
		edge delay gen edge delay ger								
bit 11	EDGEN: Edge Enable bit									
	1 = Hardware modules are used to trigger edges (TMRx, CTEDx, etc.)									
	0 = Software is used to trigger edges (manual set of EDGxSTAT)									
bit 10	EDGSEQEN	Edge Sequence	e Enable bit							
		event must occu sequence is ne		2 event can oo	ccur					
bit 9	IDISSEN: An	alog Current So	urce Control b	_{oit} (1)						
		current source of current source of								
bit 8	CTTRIG: ADC Trigger Control bit									
	1 = CTMU tr	iggers ADC star	t of conversion							
h # 7 0		loes not trigger		Unversion						
bit 7-0		nted: Read as '0								

Note 1: The ADC module Sample and Hold capacitor is not automatically discharged between sample/conversion cycles. Software using the ADC as part of a capacitance measurement, must discharge the ADC capacitor before conducting the measurement. The IDISSEN bit, when set to '1', performs this function. The ADC must be sampling while the IDISSEN bit is active to connect the discharge sink to the capacitor array.

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
EDG1MOD	EDG1POL		EDG1S	SEL<3:0>		EDG2STAT	EDG1STAT
bit 15		·					bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0
EDG2MOD	EDG2POL		EDG2S	SEL<3:0>			—
bit 7							bit 0
Legend:							
R = Readable	e bit	W = Writable b	pit	U = Unimplem	ented bit, rea	ıd as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
bit 15	1 = Edge 1 is	Edge 1 Edge Sa edge sensitive		Selection bit			
	•	level sensitive					
bit 14		dge 1 Polarity S					
	0 = Edge 1 p	rogrammed for rogrammed for	a negative ed	ge response			
bit 13-10		0>: Edge 1 Sou	urce Select bit	S			
	1xxx = Reser 01xx = Reser 0011 = CTEE	rved					
	0010 = CTEE 0001 = OC1 0000 = Timer	module					
bit 9	EDG2STAT: E	Edge 2 Status b	it				
	1 = Edge 2 h			written to contro	I the edge so	urce.	
bit 8	-	Edge 1 Status b					
		status of Edge		written to contro	I the edge so	urce.	
		as not occurred					
bit 7	EDG2MOD: E	Edge 2 Edge Sa	mpling Mode	Selection bit			
		edge sensitive level sensitive					
bit 6	EDG2POL: E	dge 2 Polarity S	Select bit				
		rogrammed for rogrammed for					
bit 5-2	EDG2SEL<3:	0>: Edge 2 Sou	urce Select bit	S			
	1111 = Reser 01xx = Reser 0100 = CMP	rved rved 1 module					
	0011 = CTED 0010 = CTED 0001 = OC1)1 pin module					
	0000 = IC1 m						
bit 1-0		ted: Read as '0					

REGISTER 22-2: CTMUCON2: CTMU CONTROL REGISTER 2

bit 15 U-0 — bit 7		ITRIM	l<5:0>			IRNG	
U-0 —						IRING	<1:0>
—							bit
 bit 7	U-0	U-0	U-0	U-0	U-0	U-0	U-0
bit 7		_	—	_	—	—	_
		·		·			bit
Legend:							
R = Readable b	oit	W = Writable	bit	U = Unimplem	nented bit, read	l as '0'	
-n = Value at P	OR	'1' = Bit is set '0' = Bit is cleared x = Bit is				x = Bit is unkno	own
	000001 = Mi 000000 = Nc 111111 = Mi 111110 = Mi	inimum positive ominal current o inimum negative inimum negative	change from i utput specified change from change from	nominal current nominal current d by IRNG<1:0> nominal current nominal current	+2% t -2% t -4%		
		•	•	n nominal currer n nominal currer			
	11 = 100 × B 10 = 10 × Ba 01 = Base Cu	Current Source ase Current ⁽²⁾ se Current ⁽²⁾ urrent Level ⁽²⁾ Base Current ^{(1,}	-	bits			
bit 7-0	Unimplemen	nted: Read as ')'				

REGISTER 22-3: CTMUICON: CTMU CURRENT CONTROL REGISTER

- **Note 1:** This current range is not available to be used with the internal temperature measurement diode.
 - 2: Refer to the CTMU Current Source Specifications (Table 30-55) in Section 30.0 "Electrical Characteristics" for the current range selection values.

NOTES:

23.0 10-BIT/12-BIT ANALOG-TO-DIGITAL CONVERTER (ADC)

- Note 1: This data sheet summarizes the features of the dsPIC33EPXXXGP50X. dsPIC33EPXXXMC20X/50X, and PIC24EPXXXGP/MC20X families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 16. "Analog-to-Digital Converter (ADC)" (DS70621) of the "dsPIC33E/PIC24E Family Reference Manual', which is available the Microchip web site from (www.microchip.com).
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/ 50X, and PIC24EPXXXGP/MC20X devices have one ADC module. The ADC module supports up to 16 analog input channels.

On ADC1, the AD12B bit (AD1CON1<10>) allows each of the ADC modules to be configured by the user as either a 10-bit, 4-Sample and Hold (S&H) ADC (default configuration) or a 12-bit, 1-S&H ADC.

Note: The ADC module needs to be disabled before modifying the AD12B bit.

23.1 Key Features

23.1.1 10-BIT ADC CONFIGURATION

The 10-bit ADC configuration has the following key features:

- Successive Approximation (SAR) conversion
- Conversion speeds of up to 1.1 Msps
- · Up to 16 analog input pins
- Connections to three internal op amps
- Connections to the Charge Time Measurement Unit (CTMU) and temperature measurement diode
- Channel selection and triggering can be controlled by the Peripheral Trigger Generator (PTG)
- · External voltage reference input pins
- · Simultaneous sampling of:
 - Up to four analog input pins
 - Three op amp outputs
 - Combinations of analog inputs and op amp outputs
- Automatic Channel Scan mode
- · Selectable conversion trigger source
- · Selectable Buffer Fill modes
- Four result alignment options (signed/unsigned, fractional/integer)
- Operation during CPU Sleep and Idle modes


23.1.2 12-BIT ADC CONFIGURATION

The 12-bit ADC configuration supports all the features listed above, with the exception of the following:

- In the 12-bit configuration, conversion speeds of up to 500 ksps are supported
- There is only one S&H amplifier in the 12-bit configuration; therefore, simultaneous sampling of multiple channels is not supported.


Depending on the particular device pinout, the ADC can have up to 16 analog input pins, designated AN0 through AN15. These analog inputs are shared with op amp inputs and outputs, comparator inputs, and external voltage references. When op amp/comparator functionality is enabled or an external voltage reference is used, the analog input that shares that pin is no longer available. The actual number of analog input pins, op amps and external voltage reference input configuration depends on the specific device.

A block diagram of the ADC module is shown in Figure 23-1. Figure 23-2 provides a diagram of the ADC conversion clock period.



DS70657F-page 320

FIGURE 23-2: ADC CONVERSION CLOCK PERIOD BLOCK DIAGRAM



^{© 2011-2012} Microchip Technology Inc.

23.2 ADC Helpful Tips

- 1. The SMPI control bits in the ADxCON2 registers:
 - a) Determine when the ADC interrupt flag is set and an interrupt is generated, if enabled.
 - b) When the CSCNA bit in the ADxCON2 registers is set to '1', this determines when the ADC analog scan channel list defined in the AD1CSSL/AD1CSSH registers starts over from the beginning.
 - c) When the DMA peripheral is not used (ADDMAEN = 0), this determines when the ADC result buffer pointer to ADC1BUF0-ADC1BUFF, gets reset back to the beginning at ADC1BUF0.
 - d) When the DMA peripheral is used (ADDMAEN = 1), this determines when the DMA address pointer is incremented after a sample/conversion operation. ADC1BUF0 is the only ADC buffer used in this mode. The ADC result buffer pointer to ADC1BUF0-ADC1BUFF gets reset back to the beginning at ADC1BUF0. The DMA address is incremented after completion of every 32nd sample/conversion operation. Conversion results are stored in the ADC1BUF0 register for transfer to RAM using DMA.
- When the DMA module is disabled (ADDMAEN = 0), the ADC has 16 result buffers. ADC conversion results are stored sequentially in ADC1BUF0-ADC1BUFF regardless of which analog inputs are being used subject to the SMPI bits and the condition described in 1c above. There is no relationship between the ANx input being measured and which ADC buffer (ADC1BUF0-ADC1BUFF) that the conversion results will be placed in.
- 3. When the DMA module is enabled (ADDMAEN = 1), the ADC module has only 1 ADC result buffer, (i.e., ADC1BUF0), per ADC peripheral and the ADC conversion result must be read either by the CPU or DMA controller before the next ADC conversion is complete to avoid overwriting the previous value.
- 4. The DONE bit (ADxCON1<0>) is only cleared at the start of each conversion and is set at the completion of the conversion, but remains set indefinitely even through the next sample phase until the next conversion begins. If application code is monitoring the DONE bit in any kind of software loop, the user must consider this behavior because the CPU code execution is faster than the ADC. As a result, in manual sample mode, particularly where the users code is setting the SAMP bit (ADxCON1<1>), the DONE bit should also be cleared by the user application just before setting the SAMP bit.

5. Enabling op amps, comparator inputs and external voltage references can limit the availability of analog inputs (ANx pins). For example, when Op amp 2 is enabled, the pins for AN0, AN1, and AN2 are used by the op amp's inputs and output. This negates the usefulness of Alternate Input mode since the MUXA selections uses ANO-AN2. Carefully study the ADC block diagram to determine the configuration that will best suit your application. Configuration examples are available in Section 16. "Analog-to-Digital Converter (ADC)" (DS70621) in the "dsPIC33E/PIC24E Family Reference Manual".

23.3 ADC Resources

Many useful resources are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note: In the event you are not able to access the product page using the link above, enter this URL in your browser: http://www.microchip.com/wwwproducts/ Devices.aspx?dDocName=en555464

23.3.1 KEY RESOURCES

- Section 16. "Analog-to-Digital Converter (ADC)" (DS70621)
- Code Samples
- Application Notes
- · Software Libraries
- Webinars
- All related dsPIC33E/PIC24E Family Reference Manuals Sections
- Development Tools

23.4 **ADC Control Registers**

R/W-0	11.0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0		
	U-0			0-0					
ADON		ADSIDL	ADDMABM	—	AD12B	FURI	/<1:0>		
bit 15							bit 8		
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0 HC,HS	R/C-0 HC, HS		
	SSRC<2:0>		SSRCG	SIMSAM	ASAM	SAMP	DONE ⁽³⁾		
bit 7			•				bit (
Legend:		HC - Cleare	d by hardware	HS = Set by	hardware				
R = Readable	hit	W = Writable		•		d as '0'			
-n = Value at I		'1' = Bit is se		U = Unimplemented bit, read as '0' '0' = Bit is cleared x = Bit is unknown					
	FUR		L		aleu	x = Bit is unkı	IOWII		
bit 15	ADON: ADC	Operating Mo	de bit						
	1 = ADC mod 0 = ADC is of		ıg						
bit 14	Unimplemen	ted: Read as	'0'						
bit 13	ADSIDL: Stop in Idle Mode bit								
			eration when de tion in Idle mod		e mode				
bit 12	ADDMABM: DMA Buffer Build Mode bit								
	channel th 0 = DMA buff	hat is the same ers are writter	in the order of e as the addres in Scatter/Gatl ised on the inde	s used for the ner mode. The	non-DMA stand module provid	d-alone buffer. es a Scatter/G	ather addres		
bit 11	Unimplemented: Read as '0'								
bit 10	-		eration Mode bi	t					
	1 = 12-bit, 1-c 0 = 10-bit, 4-c	hannel ADC o	operation						
bit 9-8	FORM<1:0>:		•						
	For 10-bit ope 11 = Signed f 10 = Fraction 01 = Signed i 00 = Integer (For 12-bit ope	ration: ractional (Dou al (Dout = dd nteger (Dout Dout = 0000 eration:	UT = sddd ddd dd dddd dd00 = ssss sssd 00dd dddd o	0 0000) dddd dddd, w iddd)	where $s = .NOT$	ī.d<9>)			
	11 = Signed fractional (DOUT = sddd dddd dddd 0000, where s = .NOT.d<11>) 10 = Fractional (DOUT = dddd dddd dddd 0000) 01 = Signed Integer (DOUT = ssss sddd dddd dddd, where s = .NOT.d<11>)								

- Note 1: See Section 24.0 "Peripheral Trigger Generator (PTG) Module" for information on this selection.
 - 2: This setting is available in dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X devices only.
 - 3: Do not clear the DONE bit in software if Auto-Sample is enabled (ASAM = 1).

00 = Integer (DOUT = 0000 dddd dddd)

REGISTER 23-1: AD1CON1: ADC1 CONTROL REGISTER 1 (CONTINUED)

bit 7-5	SSRC<2:0>: Sample Clock Source Select bits
	If SSRCG = 1:
	 111 = Reserved 110 = PTGO15 primary trigger compare ends sampling and starts conversion⁽¹⁾ 101 = PTGO14 primary trigger compare ends sampling and starts conversion⁽¹⁾ 100 = PTGO13 primary trigger compare ends sampling and starts conversion⁽¹⁾
	 011 = PTGO12 primary trigger compare ends sampling and starts conversion⁽¹⁾ 010 = PWM Generator 3 primary trigger compare ends sampling and starts conversion⁽²⁾ 001 = PWM Generator 2 primary trigger compare ends sampling and starts conversion⁽²⁾ 000 = PWM Generator 1 primary trigger compare ends sampling and starts conversion⁽²⁾
	If SSRCG = 0:
	 111 = Internal counter ends sampling and starts conversion (auto-convert) 110 = CTMU ends sampling and starts conversion 101 = Reserved
	 100 = Timer5 compare ends sampling and starts conversion 011 = PWM primary Special Event Trigger ends sampling and starts conversion⁽²⁾ 010 = Timer3 compare ends sampling and starts conversion 001 = Active transition on the INTO pin ends sampling and starts conversion 002 = Cheving the Compare bit (CAMP) and a compling and starts conversion
bit 4	000 = Clearing the Sample bit (SAMP) ends sampling and starts conversion (Manual mode) SSRCG: Sample Clock Source Group bit See SSRC<2:0> for details.
bit 3	SIMSAM: Simultaneous Sample Select bit (only applicable when CHPS<1:0> = 01 or $1x$)
	In 12-bit mode, (AD21B = 1), SIMSAM is unimplemented and is read as '0' 1 = Samples CH0, CH1, CH2, CH3 simultaneously (when CHPS<1:0> = 1x); or Samples CH0 and CH1 simultaneously (when CHPS<1:0> = 01) 0 = Samples multiple channels individually in sequence
bit 2	ASAM: ADC Sample Auto-Start bit
	 1 = Sampling begins immediately after last conversion. SAMP bit is auto-set. 0 = Sampling begins when SAMP bit is set
bit 1	SAMP: ADC Sample Enable bit
	 1 = ADC Sample and Hold amplifiers are sampling 0 = ADC Sample and Hold amplifiers are holding If ASAM = 0, software can write '1' to begin sampling. Automatically set by hardware if ASAM = 1. If SSRC = 000, software can write '0' to end sampling and start conversion. If SSRC ≠ 000, automatically cleared by hardware to end sampling and start conversion.
bit 0	DONE: ADC Conversion Status bit ⁽³⁾
	 1 = ADC conversion cycle is completed. 0 = ADC conversion not started or in progress Automatically set by hardware when A/D conversion is complete. Software can write '0' to clear DONE
	status (software not allowed to write '1'). Clearing this bit does NOT affect any operation in progress. Automatically cleared by hardware at start of a new conversion.

- Note 1: See Section 24.0 "Peripheral Trigger Generator (PTG) Module" for information on this selection.
 - 2: This setting is available in dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X devices only.
 - 3: Do not clear the DONE bit in software if Auto-Sample is enabled (ASAM = 1).

R/W-0	R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0				
	VCFG<2:0>		_		CSCNA	CHPS	<1:0>				
bit 15			•		•	•	bit				
R-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
BUFS			SMPI<4:0>			BUFM	ALTS				
pit 7							bit				
Legend:											
R = Readabl	e bit	W = Writable	bit	U = Unimple	mented bit, rea	d as '0'					
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkn	own				
bit 15-13	VCFG<2:0>	: Converter Volta	age Reference	Configuration	bits						
	Value	VREFH	VREFL								
	000	Avdd	Avss								
	001 E	External VREF+	Avss								
	010	Avdd	External VR								
	011 E	External VREF+	External VR	EF-							
	1xx	Avdd	Avss								
oit 12-11	Unimpleme	nted: Read as '	0'								
oit 10	•	out Scan Select b									
		outs for CH0+ du	Iring Sample N	IUXA							
	0 = Do not s	•									
oit 9-8	CHPS<1:0>: Channel Select bits In 12-bit mode, (AD21B = 1), CHPS<1:0> is unimplemented and is read as '0'										
				is unimplem	ented and is re	ead as '0'					
		ts CH0, CH1, C ts CH0 and CH ²									
	00 = Conver		1								
pit 7	BUFS: Buffer Fill Status bit (only valid when $BUFM = 1$)										
		urrently filling the			ne user applicat	tion should acce	ss data in t				
	first half	of the buffer									
		currently filling the		the buffer. The	e user application	on should acces	ss data in t				
		half of the buffer	-								
oit 6-2	SMPI<4:0>: Increment Rate bits										
	<u>When ADDMAEN = 0:</u> x1111 = Generates interrupt after completion of every 16th sample/conversion operation										
	_				· · · · · · · · · · · · · · · · · · ·						
	• •	nerates interrup		ion of every it	Stri Sample/Com	version operatio	11				
	•										
	• • • • • • • • • • • • • • • • • • • •	nerates interrup	t after complet	ion of every 2r	nd sample/conv	version operation	h				
		nerates interrup					1				
	When ADDMAEN = 1:										
		11111 = Increments the DMA address after completion of every 32nd sample/conversion operation									
	11110 = Inc	11110 = Increments the DMA address after completion of every 31st sample/conversion operation									
	•										
	•										
		rements the DM		•	•	•	•				
		rements the DM		r completion c	or every sample	conversion ope	eration				
		er Fill Mode Sele			at intervent and		f af tha huf				
bit 1	I = Starts hi	uffer filling the fir	st hait of the b	uffer on the fir	st interrupt and	the second half	r of the but				
oit 1		nterrupt									
oit 1	on next i		uffer from the	start address							
	on next i 0 = Always s	starts filling the b									
bit 1 bit 0	on next i 0 = Always s ALTS: Alterr		le Mode Selec	t bit	sample and Sample and Sample and Sample and Sample Sam	ample MUXB on	next sam				

 $\ensuremath{\textcircled{}^{\odot}}$ 2011-2012 Microchip Technology Inc.

R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
ADRC		_			SAMC<4:0>(1)		
bit 15		•					bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			ADCS	<7:0> ⁽²⁾			
bit 7							bit C
Legend:							
R = Readabl	le bit	W = Writable b	bit	U = Unimpler	mented bit, read	l as '0'	
-n = Value at	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 14-13 bit 12-8	0 = Clock Der Unimplemen	D)'				
bit 7-0	11111111 = • • • • • • • • • • • • • • • • • • •	ADC Conversic TP · (ADCS<7: TP · (ADCS<7: TP · (ADCS<7: TP · (ADCS<7: TP · (ADCS<7:	0> + 1) = TP 0> + 1) = TP 0> + 1) = TP	• 256 = TAD • 3 = TAD • 2 = TAD			

- Note 1: This bit is only used if AD1CON1<7:5> (SSRC<2:0>) = 111 and AD1CON1<4> (SSRCG) = 0.
 - 2: This bit is not used if AD1CON3<15> (ADRC) = 1.

REGISTER	23-4: AD1C0	ON4: ADC1 C	ONTROL R	EGISTER 4			
U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0
	—	—		—	—	—	ADDMAEN
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
		_				DMABL<2:0>	
bit 7				·			bit 0
Legend: R = Readable	e bit	W = Writable b	Dit	U = Unimpler	mented bit, read	l as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle		x = Bit is unk	nown
bit 15-7 bit 8	•	ted: Read as '0 ADC DMA Enab					
				•	transfer to RAN C1BUFF registe	0	not be used

DMABL<2:0>: Selects Number of DMA Buffer Locations per Analog Input bits

111 = Allocates 128 words of buffer to each analog input
110 = Allocates 64 words of buffer to each analog input
101 = Allocates 32 words of buffer to each analog input
100 = Allocates 16 words of buffer to each analog input
011 = Allocates 8 words of buffer to each analog input
010 = Allocates 4 words of buffer to each analog input
010 = Allocates 2 words of buffer to each analog input
001 = Allocates 1 words of buffer to each analog input
001 = Allocates 1 words of buffer to each analog input
001 = Allocates 1 word of buffer to each analog input

© 2011-2012 Microchip Technology Inc.

bit 7-3

bit 2-0

Unimplemented: Read as '0'

REGISTER 23-5: AD1CHS123: ADC1 INPUT CHANNEL 1, 2, 3 SELECT REGISTER

U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
—	—	—	—	—	CH123	NB<1:0>	CH123SB
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
—	—	—	_	_	CH123	NA<1:0>	CH123SA
bit 7							bit 0
Legend:							
R = Readable b	oit	W = Writable b	bit	U = Unimpler	mented bit, rea	d as '0'	
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unknown	

bit 15-11 Unimplemented: Read as '0'

CH123NB<1:0>: Channel 1, 2, 3 Negative Input Select for Sample MUXB bits In 12-bit mode, (AD21B = 1), CH123NB is unimplemented and is read as '0'

Value	ADC Channel							
value	CH1	CH2	CH3					
11	AN9	AN10	AN11					
10 (1,2)	OA3/AN6	AN7	AN8					
0x	VREFL	VREFL	VREFL					

bit 8

bit 10-9

CH123SB: Channel 1, 2, 3 Positive Input Select for Sample MUXB bit

In 12-bit mode, (AD21B = 1), CH123SB is unimplemented and is read as '0'

Value	ADC Channel								
value	CH1 CH2 CH3								
1 (2)	OA1/AN3	OA2/AN0	OA3/AN6						
0 (1,2)	OA2/AN0	AN1	AN2						

bit 7-3 Unimplemented: Read as '0'

bit 2-1 CH123NA<1:0>: Channel 1, 2, 3 Negative Input Select for Sample MUXA bits In 12-bit mode, (AD21B = 1), CH123NA is unimplemented and is read as '0'

Value	ADC Channel							
value	CH1	CH2	CH3					
11	AN9	AN10	AN11					
10 (1,2)	OA3/AN6	AN7	AN8					
0x	Vrefl	Vrefl	VREFL					

bit 0

CH123SA: Channel 1, 2, 3 Positive Input Select for Sample MUXA bit In 12-bit mode, (AD21B = 1), CH123SA is unimplemented and is read as '0'

Value		ADC Channel							
value	CH3								
1 (2)	OA1/AN3	OA2/AN0	OA3/AN6						
0 (1,2)	OA2/AN0	AN1	AN2						

Note 1: AN0 through AN7 are repurposed when comparator and op amp functionality is enabled. See Figure 23-1 to determine how enabling a particular op amp or comparator affects selection choices for Channels 1, 2, and 3.

2: If the Op amp is selected (OPMODE bit (CMxCON<10>) = 1), the OAx input is used; otherwise, the ANx input is used.

REGISTE	ER 23-6: AD1C	HS0: ADC1 IN	NPUT CHAN	NEL 0 SELE	CT REGISTE	R	
R/W-0) U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CH0N	в —	_			CH0SB<4:0>		
bit 15							bit
R/W-() U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CHON			10000	1000 0	CH0SA<4:0>	10000	10000
bit 7					01100/(+.0/		bit
Legend:						1	
R = Read		W = Writable		-	mented bit, read		
-n = Value	e at POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown
bit 15	1 = Channel	annel 0 Negative 0 negative inpu 0 negative inpu	t is AN1 ⁽¹⁾	for Sample MU	IXB bit		
bit 14-13	Unimplemer	nted: Read as 'o	כ'				
bit 12-8	CH0SB<4:0	Channel 0 Po	sitive Input S	elect for Sample	e MUXB bits ⁽¹⁾		
	11110 = Cha (CT 11101 = Res 11100 = Res 11011 = Res 11010 = Cha 11001 = Cha 11000 = Cha 10111 = Res • • • • 10000 = Res 01111 = Cha 01110 = Cha	served served annel 0 positive annel 0 positive annel 0 positive served	input is connu input is outpu input is outpu input is outpu input is AN15	ected to CTMU at of OA3/AN6 ⁽² at of OA2/AN0 ⁽² at of OA1/AN3 ⁽² (3)	temperature m		ode
	00001 = Ch a	annel 0 positive annel 0 positive annel 0 positive	input is AN1 ^{(;}	3)			
bit 7	1 = Channel	annel 0 Negative 0 negative inpu 0 negative inpu	t is AN1 ⁽¹⁾	for Sample MU	JXA bit		
bit 6-5	Unimplemer	nted: Read as '	כ'				
Note 1:	AN0 through AN7 to determine how and 3.	enabling a parti	cular op amp	or comparator	affects selection	n choices for C	hannels 1, 2
2:	If the Op amp is s input is used.	elected (OPMO	DE bit (CMxC	CON<10>) = 1),	the OAx input i	s used; otherw	ise, the AN
-							

REGISTER 23-6: AD1CHS0: ADC1 INPUT CHANNEL 0 SELECT REGISTER

3: See the "Pin Diagrams" section for the available analog channels for each device.

REGISTER 23-6: AD1CHS0: ADC1 INPUT CHANNEL 0 SELECT REGISTER

bit 4-0	CH0SA<4:0>: Channel 0 Positive Input Select for Sample MUXA bits ⁽¹⁾
	11111 = Open; use this selection with CTMU capacitive and time measurement
	11110 = Channel 0 positive input is connected to CTMU temperature measurement diode (CTMU TEMP)
	11101 = Reserved
	11100 = Reserved
	11011 = Reserved
	11010 = Channel 0 positive input is output of OA3/AN6 ⁽²⁾
	11001 = Channel 0 positive input is output of OA2/AN0 ⁽²⁾
	11000 = Channel 0 positive input is output of OA1/AN3 ⁽²⁾
	10110 = Reserved
	•
	•
	•
	10000 = Reserved
	01111 = Channel 0 positive input is AN15 ⁽¹⁾
	01110 = Channel 0 positive input is AN14 ⁽¹⁾
	01101 = Channel 0 positive input is AN13 ⁽¹⁾
	•
	•
	•
	00010 = Channel 0 positive input is AN2 ⁽¹⁾
	00001 = Channel 0 positive input is AN1 ⁽¹⁾
	00000 = Channel 0 positive input is AN0 ⁽¹⁾

- **Note 1:** AN0 through AN7 are repurposed when comparator and op amp functionality is enabled. See Figure 23-1 to determine how enabling a particular op amp or comparator affects selection choices for Channels 1, 2, and 3.
 - 2: If the Op amp is selected (OPMODE bit (CMxCON<10>) = 1), the OAx input is used; otherwise, the ANx input is used.
 - 3: See the "Pin Diagrams" section for the available analog channels for each device.

REGISTER	-						DAALC
R/W-0	R/W-0	U-0	U-0	U-0	R/W-0 CSS26 ⁽²⁾	R/W-0 CSS25 ⁽²⁾	R/W-0 CSS24 ⁽²⁾
CSS31	CSS30		_	_	05526-7	68825	
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—		—	—	—	—	—
bit 7							bit (
Legend:							
R = Readab	ole bit	W = Writable	bit	U = Unimple	mented bit, read	d as '0'	
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown
bit 14 bit 13-11 bit 10	CSS30: ADC 1 = Select CT 0 = Skip CTM Unimplemen CSS26: ADC 1 = Select OA 0 = Skip OA3	Input Scan Sel MU on-chip ten IU on-chip tem ted: Read as 'o Input Scan Sel (3/AN6 for input /AN6 for input s	ection bits mperature meas perature meas o' ection bits ⁽²⁾ t scan scan	asurement for	ut scan (Open) input scan (CTN put scan (CTML	/U TEMP)	
bit 9	1 = Select OA	Input Scan Sel 2/AN0 for input /AN0 for input s	t scan				
bit 8	1 = Select OA	Input Scan Sel 1/AN3 for input /AN3 for input s	t scan				
bit 7-0	Unimplemen	ted: Read as ')'				
	All ADxCSSH bits			ware. However	; inputs selected	d for scan witho	out a

REGISTER 23-7: AD1CSSH: ADC1 INPUT SCAN SELECT REGISTER HIGH⁽¹⁾

2: If the Op amp is selected (OPMODE bit (CMxCON<10>) = 1), the OAx input is used; otherwise, the ANx input is used.

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CSS15	CSS14	CSS13	CSS12	CSS11	CSS10	CSS9	CSS8
bit 15	•	•				-	bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CSS7	CSS6	CSS5	CSS4	CSS3	CSS2	CSS1	CSS0
bit 7							bit C
Legend:							
R = Readable bit W = Writable bit		oit	U = Unimplemented bit, read as '0'				
-n = Value at POR '1' = Bit is		'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unki	nown

REGISTER 23-8: AD1CSSL: ADC1 INPUT SCAN SELECT REGISTER LOW^(1,2)

bit 15-0 CSS<15:0>: ADC Input Scan Selection bits 1 = Select ANx for input scan 0 = Skip ANx for input scan

Note 1: On devices with less than 16 analog inputs, all AD1CSSL bits can be selected by the user. However, inputs selected for scan without a corresponding input on device convert VREFL.

2: CSSx = ANx, where x = 0-15.

24.0 PERIPHERAL TRIGGER GENERATOR (PTG) MODULE

- Note 1: This data sheet summarizes the features of the dsPIC33EPXXXGP50X. dsPIC33EPXXXMC20X/50X, and PIC24EPXXXGP/MC20X families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Section 32. Periph-Trigger Generator (PTG)" eral (DS70669) of the "dsPIC33E/PIC24E Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.


24.1 Module Introduction

The Peripheral Trigger Generator (PTG) provides a means to schedule complex high-speed peripheral operations that would be difficult to achieve using software. The PTG module uses 8-bit commands called "steps" that the user writes to the PTG Queue register (PTGQUE0-PTQUE7), which performs operations such as wait for input signal, generate output trigger, and wait for timer.

The PTG module has the following major features:

- Multiple clock sources
- Two 16-bit general purpose timers
- Two 16-bit general limit counters
- Configurable for rising or falling edge triggering
- Generates processor interrupts to include:
 - Four configurable processor interrupts
 - Interrupt on a step event in Single-Step modeInterrupt on a PTG Watchdog Timer time-out
- Able to receive trigger signals from these peripherals:
 - ADC
 - PWM
 - Output Compare
 - Input Capture
 - Op amp/Comparator
 - INT2
- Able to trigger or synchronize to these peripherals:
 - Watchdog Timer
 - Output Compare
 - Input Capture
 - ADC
 - PWM
 - Op amp/Comparator

^{© 2011-2012} Microchip Technology Inc.





DS70657F-page 334

24.2 PTG Resources

Many useful resources are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note:	In the event you are not able to access the product page using the link above, enter this URL in your browser:
	http://www.microchip.com/wwwproducts/ Devices.aspx?dDocName=en555464

24.2.1 KEY RESOURCES

- Section 32. "Peripheral Trigger Generator" (DS70669)
- Code Samples
- Application Notes
- Software Libraries
- · Webinars
- All related dsPIC33E/PIC24E Family Reference Manuals Sections
- Development Tools

^{© 2011-2012} Microchip Technology Inc.

24.3 PTG Control Registers

REGISTER 24-1: PTGCST: PTG CONTROL/STATUS REGISTER

	U-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0
PTGEN	—	PTGSIDL	PTGTOGL	—	PTGSWT ⁽²⁾	PTGSSEN	PTGIVIS
bit 15							bit 8
R/W-0	HS-0	U-0	U-0	U-0	U-0	R/V	
PTGSTRT	PTGWDTO	—	_	—		PTGITM	<1:0> ⁽¹⁾
bit 7							bit (
Legend:				HS = Set by I	Hardware		
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'	
-n = Value at P	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	iown
bit 15	PTGEN: Mod						
		ule is enabled ule is disabled					
bit 14		ted: Read as '					
bit 13	-	op in Idle Mode					
bit 10		ue module ope		evice enters Id	le mode		
	0 = Continue	•					
		modulo oporat					
bit 12	PTGTOGL: T	RIG Output To					
bit 12	1 = Toggle sta	RIG Output To ate of the PTG	ggle Mode bit Ox for each ex	ecution of the	PTGTRIG COMN		
bit 12	1 = Toggle sta 0 = Each exe	RIG Output To ate of the PTG cution of PTGT	ggle Mode bit Ox for each ex	ecution of the	PTGTRIG comn a single PTGO		ined by value
	1 = Toggle sta 0 = Each exe in PTGPW	RIG Output To ate of the PTG cution of PTGT /D	ggle Mode bit Ox for each ex TRIG command	ecution of the			ined by value
bit 11	1 = Toggle sta 0 = Each exe in PTGPW Unimplement	RIG Output To ate of the PTG cution of PTGT /D ted: Read as '	ggle Mode bit Ox for each ex RIG command	ecution of the			iined by value
	1 = Toggle sta 0 = Each exe in PTGPW Unimplement PTGSWT: Sof	RIG Output To ate of the PTG cution of PTGT /D ted: Read as ' ftware Trigger	ggle Mode bit Ox for each ex rRIG command 0' bit (2)	ecution of the			ined by value
bit 11	 1 = Toggle sta 0 = Each exernine PTGPW Unimplement PTGSWT: Soft 1 = Trigger the 	RIG Output To ate of the PTG cution of PTGT /D ted: Read as '	ggle Mode bit Ox for each ex RIG command 0' bit ⁽²⁾	ecution of the d will generate			ined by value
bit 11	 1 = Toggle sta 0 = Each exer in PTGPW Unimplement PTGSWT: Soft 1 = Trigger the 0 = No action 	RIG Output To ate of the PTG cution of PTGT /D ted: Read as ' ftware Trigger e PTG module	ggle Mode bit Ox for each ex RIG command 0' bit(2) bit will have no	ecution of the d will generate			iined by value
bit 11 bit 10	 1 = Toggle sta 0 = Each exer in PTGPW Unimplement PTGSWT: Soft 1 = Trigger the 0 = No action PTGSSEN: E 1 = Enable Sit 	RIG Output To ate of the PTG cution of PTGT /D ted: Read as ' ftware Trigger e PTG module (clearing this I nable Single S ngle Step mod	ggle Mode bit Ox for each ex TRIG command 0' bit(2) bit will have no Step le	ecution of the d will generate			ined by value
bit 11 bit 10 bit 9	 1 = Toggle sta 0 = Each exer in PTGPW Unimplement PTGSWT: Soft 1 = Trigger the 0 = No action PTGSSEN: E 1 = Enable Sii 0 = Disable Si 	RIG Output To ate of the PTG cution of PTGT /D ted: Read as ' ftware Trigger e PTG module (clearing this I nable Single S ngle Step mod ingle Step mod	ggle Mode bit Ox for each ex TRIG command bit(2) bit will have no tep le	ecution of the d will generate effect)			ined by value
bit 11 bit 10	 1 = Toggle sta 0 = Each exer in PTGPW Unimplement PTGSWT: Soft 1 = Trigger the 0 = No action PTGSSEN: E 1 = Enable Si 0 = Disable Si PTGIVIS: Course 	RIG Output To ate of the PTG cution of PTGT /D ted: Read as ' ftware Trigger e PTG module (clearing this I nable Single S ngle Step mod ingle Step mod	ggle Mode bit Ox for each ex TRIG command bit(2) bit will have no step le sibility Control	ecution of the d will generate effect) bit	a single PTGO	x pulse determ	
bit 11 bit 10 bit 9	 1 = Toggle sta 0 = Each exer in PTGPW Unimplement PTGSWT: Soft 1 = Trigger the 0 = No action PTGSSEN: E 1 = Enable Site 0 = Disable Site PTGIVIS: Council = Reads of the 	RIG Output To ate of the PTG cution of PTGT /D ted: Read as ' ftware Trigger e PTG module (clearing this I nable Single S ngle Step mod ingle Step mod	ggle Mode bit Ox for each ex TRIG command bit(2) bit will have no tep le sibility Control A, PTGCxLIM	ecution of the d will generate effect) bit or PTGTxLIM	a single PTGO	x pulse determ	
bit 11 bit 10 bit 9	 1 = Toggle sta 0 = Each exer in PTGPW Unimplement PTGSWT: Soft 1 = Trigger the 0 = No action PTGSSEN: E 1 = Enable Sit 0 = Disable Sit PTGIVIS: Could 1 = Reads of the correspondent 0 = Reads of the correspondent 	RIG Output To ate of the PTG cution of PTGT /D ted: Read as ' ftware Trigger e PTG module (clearing this I nable Single S ngle Step mod ingle Step mod unter/Timer Vis the PTGSDLIN ding counter/ti the PTGSDLIN	ggle Mode bit Ox for each ex TRIG command bit(2) bit will have no tep le sibility Control 1 A, PTGCxLIM mer registers (ecution of the d will generate effect) bit or PTGTxLIM (PTGSD, PTG	a single PTGO	x pulse determ s the current va	lues of their
bit 11 bit 10 bit 9 bit 8	 1 = Toggle sta 0 = Each exer in PTGPW Unimplement PTGSWT: Sof 1 = Trigger the 0 = No action PTGSSEN: E 1 = Enable Si 0 = Disable Si PTGIVIS: Could 1 = Reads of the correspondent 0 = Reads of the totose line 	RIG Output To ate of the PTG cution of PTGT /D ted: Read as ' ftware Trigger e PTG module (clearing this I nable Single S ngle Step mod ingle Step mod ingle Step mod unter/Timer Vis the PTGSDLIM ding counter/ti the PTGSDLIM mit registers	ggle Mode bit Ox for each ex TRIG command bit(2) bit will have no tep le sibility Control A, PTGCxLIM mer registers (A, PTGCxLIM	ecution of the d will generate effect) bit or PTGTxLIM (PTGSD, PTG	a single PTGO registers returns Cx, PTGTx)	x pulse determ s the current va	lues of their
bit 11 bit 10 bit 9	 1 = Toggle state 0 = Each exection PTGPW Unimplement PTGSWT: Soft 1 = Trigger the 0 = No action PTGSSEN: E 1 = Enable Site 0 = Disable Site PTGIVIS: Could a Reads of the correspondent 0 = Reads of the three site 0 = Reads of the three s	RIG Output To ate of the PTG cution of PTGT /D ted: Read as ' ftware Trigger e PTG module (clearing this I nable Single S ngle Step mod ingle Step mod unter/Timer Vis the PTGSDLIM ding counter/ti the PTGSDLIM mit registers art PTG Seque	ggle Mode bit Ox for each ex TIG command bit(2) bit will have no tep le sibility Control A, PTGCxLIM mer registers (A, PTGCxLIM	ecution of the d will generate effect) bit or PTGTxLIM (PTGSD, PTG or PTGTxLIM	a single PTGO registers returns Cx, PTGTx) registers returns	x pulse determ s the current va	lues of their
bit 11 bit 10 bit 9 bit 8	 1 = Toggle state 0 = Each execution PTGPW Unimplement PTGSWT: Soft 1 = Trigger the 0 = No action PTGSSEN: E 1 = Enable Site 0 = Disable Site PTGIVIS: Could a Reads of the correspondence of the three lime 0 = Reads of the three lime PTGSTRT: State 1 = Start to set 	RIG Output To ate of the PTG cution of PTGT /D ted: Read as ' ftware Trigger e PTG module (clearing this I nable Single S ngle Step mod ingle Step mod ingle Step mod unter/Timer Vis the PTGSDLIM ding counter/ti the PTGSDLIM mit registers art PTG Seque	ggle Mode bit Ox for each ex TRIG command bit(2) bit will have no tep le sibility Control A, PTGCxLIM mer registers (A, PTGCxLIM encer bit cute command	ecution of the d will generate effect) bit or PTGTxLIM (PTGSD, PTG or PTGTxLIM	a single PTGO registers returns Cx, PTGTx) registers returns	x pulse determ s the current va	lues of their
bit 11 bit 10 bit 9 bit 8 bit 7	 1 = Toggle state 0 = Each exertin PTGPW Unimplement PTGSWT: Soft 1 = Trigger the 0 = No action PTGSSEN: E 1 = Enable Site 0 = Disable Site PTGIVIS: Could 1 = Reads of the state 0 = Reads of the state 0 = Reads of the state 1 = Start to set 0 = Stop exect 	RIG Output To ate of the PTG cution of PTGT /D ted: Read as ' ftware Trigger e PTG module (clearing this I nable Single S ngle Step mod ingle Step mod ingle Step mod ingle Step mod ingle Step mod ingle Step mod ingle Step mod atter/Timer Vis the PTGSDLIM ding counter/ti the PTGSDLIM mit registers art PTG Seque equentially exe atting comman	ggle Mode bit Ox for each ex TIG command o' bit(2) bit will have no tep le sibility Control A, PTGCxLIM mer registers (A, PTGCxLIM encer bit cute command ds	ecution of the d will generate o effect) bit or PTGTxLIM (PTGSD, PTG or PTGTxLIM ds (Continuous	a single PTGO registers returns Cx, PTGTx) registers returns	x pulse determ s the current va	lues of their
bit 11 bit 10 bit 9 bit 8	 1 = Toggle state 0 = Each exerting PTGPW Unimplement PTGSWT: Soft 1 = Trigger the 0 = No action PTGSSEN: E 1 = Enable Site 0 = Disable Site PTGIVIS: Could 1 = Reads of the set of the set	RIG Output To ate of the PTG cution of PTGT /D ted: Read as ' ftware Trigger e PTG module (clearing this I nable Single S ngle Step mod ingle	ggle Mode bit Ox for each ex TIG command o' bit(2) bit will have no tep le de sibility Control A, PTGCxLIM mer registers (A, PTGCxLIM encer bit cute command ds J Timer Time-o	ecution of the d will generate o effect) bit or PTGTxLIM (PTGSD, PTG or PTGTxLIM ds (Continuous	a single PTGO registers returns Cx, PTGTx) registers returns	x pulse determ s the current va	lues of their
bit 11 bit 10 bit 9 bit 8 bit 7	 1 = Toggle state 0 = Each exercine PTGPW Unimplementary PTGSWT: Southart 1 = Trigger theorem of the state 0 = No action PTGSSEN: End the state 1 = Enable Sine 0 = Disable Sine PTGIVIS: Could the state 0 = Reads of the state 0 = State to see the state 0 = Stop exect PTGWDTO: For the state 1 = PTG wate 	RIG Output To ate of the PTG cution of PTGT /D ted: Read as ' ftware Trigger e PTG module (clearing this I nable Single S ngle Step mod ingle Step mod ingle Step mod ingle Step mod ingle Step mod ingle Step mod ingle Step mod atter/Timer Vis the PTGSDLIM ding counter/ti the PTGSDLIM mit registers art PTG Seque equentially exe atting comman	ggle Mode bit Ox for each ex TIG command o' bit(2) bit will have no tep le sibility Control M, PTGCxLIM mer registers (M, PTGCxLIM encer bit cute command ds J Timer Time-o s timed out	ecution of the d will generate e effect) bit or PTGTxLIM (PTGSD, PTG or PTGTxLIM ds (Continuous out Status bit	a single PTGO registers returns Cx, PTGTx) registers returns	x pulse determ s the current va	lues of their

2: This bit is only used with the PTGCTRL step command software trigger option.

REGISTER 24-1: PTGCST: PTG CONTROL/STATUS REGISTER (CONTINUED)

- bit 1-0 PTGITM<1:0>: PTG Input Trigger Command Operating Mode bits⁽¹⁾
 - 11 = Single level detect with step delay not executed on exit of command (regardless of PTGCTRL command)
 - 10 = Single level detect with step delay executed on exit of command
 - 01 = Continuous edge detect with step delay not executed on exit of command (regardless of PTGCTRL command)
 - 00 = Continuous edge detect with step delay executed on exit of command
- Note 1: These bit apply to the PTGWHI and PTGWLO commands only.
 - 2: This bit is only used with the PTGCTRL step command software trigger option.

^{© 2011-2012} Microchip Technology Inc.

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PTGCLK<2:0>					PTGDIV<4:0	>	
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	PTGPW	/D<3:0>		_		PTGWDT<2:0>	•
bit 7							bit 0
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimpler	mented bit, rea	d as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 15-13	111 = Reser 110 = Reser 101 = PTG r 100 = PTG r 011 = PTG r 001 = PTG r 000 = PTG r	ved nodule clock so nodule clock so nodule clock so nodule clock so nodule clock so	urce will be T urce will be T urce will be T urce will be T urce will be F urce will be F	T3CLK T2CLK T1CLK TAD TOSC TP			
bit 12-8	PTGDIV<4:C 11111 = Div 11110 = Div	ide by 31 ide by 2	Clock Presc	aler (divider) bi	ts		
bit 7-4	1111 = All tr 1110 = All tr • • • • • •	:0>: PTG Trigge igger outputs ar igger outputs ar igger outputs ar igger outputs ar	e 16 PTG clo e 15 PTG clo e 2 PTG cloo	ock cycles wide ock cycles wide ok cycles wide			
bit 3 bit 2-0	Unimplement PTGWDT<2 111 = Watch 100 = Watch 100 = Watch 011 = Watch 011 = Watch 010 = Watch 010 = Watch	nted: Read as 'n :0>: Select PTG adog will time ou adog will time ou	0' 5 Watchdog T t after 512 P t after 256 P t after 128 P t after 64 PT t after 32 PT t after 16 PT	ime-out Count TG clocks TG clocks TG clocks G clocks G clocks G clocks G clocks	Value bits		

REGISTER 24-2: PTGCON: PTG CONTROL REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
ADCTS4	ADCTS3	ADCTS2	ADCTS1	IC4TSS	IC3TSS	IC2TSS	IC1TSS
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
OC4CS	OC3CS	OC2CS	OC1CS	OC4TSS	OC3TSS	OC2TSS	OC1TSS
bit 7							bit C
Legend:							
R = Readab	ole bit	W = Writable	bit	U = Unimplei	mented bit, read	l as '0'	
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	own
bit 15	ADCTS4: Sa	mple Trigger P	TGO15 for AF)C hit			
bit 10		trigger when t			recuted		
		enerate trigger					
bit 14	ADCTS3: Sa	mple Trigger P	TGO14 for AE	DC bit			
		trigger when t					
bit 13	-	enerate trigger			na is executed		
DIL 13		mple Trigger P trigger when t			vecuted		
		enerate trigger					
bit 12	ADCTS1: Sa	mple Trigger P	TGO12 for AE	DC bit			
		trigger when t					
	-	enerate trigger			nd is executed		
bit 11	•	ger/Synchroniz			t commond in a	veevted	
					st command is e oadcast comma		
bit 10	-	ger/Synchroniz					
					st command is e oadcast comma		
bit 9	IC2TSS: Trigg	ger/Synchroniz	ation Source	for IC2 bit			
					st command is e		
					oadcast comma	ind is executed	
bit 8	-	ger/Synchroniz			t command is a	vooutod	
					et command is e oadcast comma		
bit 7	OC4CS: Cloc	k Source for C	C4 bit				
		clock pulse wh enerate clock p			is executed nmand is execu	ted	
bit 6	OC3CS: Cloc	k Source for C	C3 bit				
		clock pulse whenerate clock p			is executed nmand is execu	ted	
bit 5	-	k Source for C					
		clock pulse wh enerate clock p			is executed nmand is execu	ted	
	Γhis register is rea PTGSTRT = 1).	nd only when th	e PTG modul	e is executing	step commands	s (PTGEN = 1 a	nd
	This register only u	used with the P	TGCTRL OPT	TON = 1111 st	ep command		

REGISTER 24-3: PTGBTE: PTG BROADCAST TRIGGER ENABLE REGISTER^(1,2)

2: This register only used with the PTGCTRL OPTION = 1111 step command.

REGISTER 24-3: PTGBTE: PTG BROADCAST TRIGGER ENABLE REGISTER^(1,2) (CONTINUED)

bit 4	OC1CS: Clock Source for OC1 bit 1 = Generate clock pulse when the broadcast command is executed 0 = Do not generate clock pulse when the broadcast command is executed
bit 3	OC4TSS: Trigger/Synchronization Source for OC4 bit 1 = Generate trigger/synchronization when the broadcast command is executed 0 = Do not generate trigger/synchronization when the broadcast command is executed
bit 2	OC3TSS: Trigger/Synchronization Source for OC3 bit 1 = Generate trigger/synchronization when the broadcast command is executed 0 = Do not generate trigger/synchronization when the broadcast command is executed
bit 1	OC2TSS: Trigger/Synchronization Source for OC2 bit 1 = Generate trigger/synchronization when the broadcast command is executed 0 = Do not generate trigger/synchronization when the broadcast command is executed
bit 0	OC1TSS: Trigger/Synchronization Source for OC1 bit 1 = Generate trigger/synchronization when the broadcast command is executed 0 = Do not generate trigger/synchronization when the broadcast command is executed

- **Note 1:** This register is read only when the PTG module is executing step commands (PTGEN = 1 and PTGSTRT = 1).
 - **2:** This register only used with the PTGCTRL OPTION = 1111 step command.

REGISTER 24-4: PTGT0LIM: PTG TIMER0 LIMIT REGISTER⁽¹⁾

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PTGT0L	IM<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PTGTOL	_IM<7:0>			
bit 7							bit 0
Logond							

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-0 **PTGT0LIM<15:0>:** PTG Timer0 Limit Register bits General purpose Timer0 limit register (effective only with a PTGT0 step command).

REGISTER 24-5: PTGT1LIM: PTG TIMER1 LIMIT REGISTER⁽¹⁾

r									
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
PTGT1LIM<15:8>									
bit 15							bit 8		

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
	PTGT1LIM<7:0>								
bit 7							bit 0		

Legend:				
R = Readable bit	dable bit W = Writable bit U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15-0 **PTGT1LIM<15:0>:** PTG Timer1 Limit Register bits General purpose Timer1 limit register (effective only with a PTGT1 step command).

Note 1: This register is read only when the PTG module is executing step commands (PTGEN = 1 and PTGSTRT = 1).

Note 1: This register is read only when the PTG module is executing step commands (PTGEN = 1 and PTGSTRT = 1).

^{© 2011-2012} Microchip Technology Inc.

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PTGSDL	IM<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PTGSDI	_IM<7:0>			
bit 7							bit 0

REGISTER 24-6: PTGSDLIM: PTG STEP DELAY LIMIT REGISTER^(1,2)

Legend:					
R = Readable bit	R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'				
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 15-0 **PTGSDLIM<15:0>:** PTG Step Delay Limit Register bits

Holds a PTG Step Delay value representing the number of additional PTG clocks between the start of a step command, and the completion of the step command.

Note 1: A base step delay of one PTG clock is added to any value written to the PTGSDLIM register (Step Delay = (PTGSDLIM) + 1).

2: This register is read only when the PTG module is executing step commands (PTGEN = 1 and PTGSTRT = 1).

REGISTER 24-7: PTGC0LIM: PTG COUNTER 0 LIMIT REGISTER⁽¹⁾

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PTGC0	LIM<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PTGC)LIM<7:0>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable b	bit	U = Unimpler	mented bit, rea	id as '0'	
-n = Value at P	POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown			nown

bit 15-0 **PTGC0LIM<15:0>:** PTG Counter 0 Limit Register bits May be used to specify the loop count for the PTGJMPC0 step command, or as a limit register for the general purpose counter 0.

Note 1: This register is read only when the PTG module is executing step commands (PTGEN = 1 and PTGSTRT = 1).

REGISTER 24-8: PTGC1LIM: PTG COUNTER 1 LIMIT REGISTER⁽¹⁾

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PTGC1L	IM<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PTGC1L	_IM<7:0>			
bit 7							bit 0
DIL 7							DIL

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	1 as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-0 **PTGC1LIM<15:0>:** PTG Counter 1 Limit Register bits May be used to specify the loop count for the PTGJMPC1 step command, or as a limit register for the general purpose counter 1.

REGISTER 24-9: PTGHOLD: PTG HOLD REGISTER⁽¹⁾

			PTGHO	LD<7:0>			
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
it 15							bit
			PTGHOL	.D<15:8>			
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-0 **PTGHOLD<15:0>:** PTG General Purpose Hold Register bits Holds user supplied data to be copied to the PTGTxLIM, PTGCxLIM, PTGSDLIM, or PTGL0 registers with the PTGCOPY command.

Note 1: This register is read only when the PTG module is executing step commands (PTGEN = 1 and PTGSTRT = 1).

Note 1: This register is read only when the PTG module is executing step commands (PTGEN = 1 and PTGSTRT = 1).

^{© 2011-2012} Microchip Technology Inc.

REGISTER 24-10: PTGADJ: PTG ADJUST REGISTER⁽¹⁾

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PTGA	DJ<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PTGA	DJ<7:0>			
bit 7							bit 0
Legend:							
R = Readable b	oit	W = Writable bi	t	U = Unimpler	mented bit, reac	l as '0'	

'0' = Bit is cleared

REGISTER 24-11: PTGL0: PTG LITERAL 0 REGISTER⁽¹⁾

'1' = Bit is set

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PTGL	.0<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PTG	L0<7:0>			
bit 7							bit (
Legend:							
R = Readable bit W = Writable bit			bit	U = Unimplemented bit, read as '0'			
-n = Value at POR '1'		'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown

bit 15-0 PTGL0<15:0>: PTG Literal 0 Register bits

This register holds the 16-bit value to be written to the AD1CHS0 register with the ${\tt PTGCTRL}$ step command

Note 1: This register is read only when the PTG module is executing step commands (PTGEN = 1 and PTGSTRT = 1).

-n = Value at POR

x = Bit is unknown

bit 15-0 **PTGADJ<15:0>:** PTG Adjust Register bits This register Holds user supplied data to be added to the PTGTxLIM, PTGCxLIM, PTGSDLIM, or PTGL0 registers with the PTGADD command.

Note 1: This register is read only when the PTG module is executing step commands (PTGEN = 1 and PTGSTRT = 1).

REGISTER 24-12: PTGQPTR: PTG STEP QUEUE POINTER REGISTER⁽¹⁾

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—		—	_	—	—	—	—
bit 15							bit 8
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—			PTGQPTR<4:0	>	
bit 7							bit 0
Legend:							
R = Readable	hit	W = Writable	bit	U = Unimpler	mented hit read	as '0'	

R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-0	Unimplemented: Read as '0'
----------	----------------------------

bit 4-0 **PTGQPTR<4:0>:** PTG Step Queue Pointer Register bits This register points to the currently active step command in the step queue.

Note 1: This register is read only when the PTG module is executing step commands (PTGEN = 1 and PTGSTRT = 1).

REGISTER 24-13: PTGQUEX: PTG STEP QUEUE REGISTERS (x = 0-7)^(1,3)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			STEP(2x +	+1)<7:0> (2)			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			STEP(2x	()<7:0> ⁽²⁾			

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-8STEP(2x +1)<7:0>: PTG Step Queue Pointer Register bits(2)
A queue location for storage of the STEP(2x +1) command byte.bit 7-0STEP(2x)<7:0>: PTG Step Queue Pointer Register bits(2)
A queue location for storage of the STEP(2x) command byte.

- **Note 1:** This register is read only when the PTG module is executing step commands (PTGEN = 1 and PTGSTRT = 1).
 - 2: Refer to Table 24-1 for the STEP command encoding.
 - 3: The step registers maintain their values on any type of reset.

bit 7

bit 0

24.4 STEP Commands and Format

TABLE 24-1: PTG STEP COMMAND FORMAT

STEP Command Byte:

		STEPx<7:0>		
	CMD<3:0>		OPTION<3:0>	
bit 7		bit 4 bit 3		bit 0

CMD<3:0>	Step Command	Command Description
0000	PTGCTRL	Execute control command as described by OPTION<3:0>
0001	PTGADD	Add contents of PTGADJ register to target register as described by OPTION<3:0>
	PTGCOPY	Copy contents of PTGHOLD register to target register as described by OPTION<3:0>
001x	PTGSTRB	Copy the value contained in CMD<0>:OPTION<3:0> to the CH0SA<4:0> bits (AD1CHS0<4:0>)
0100	PTGWHI	Wait for a Low to High edge input from selected PTG trigger input as described by OPTION<3:0>
0101	PTGWLO	Wait for a High to Low edge input from selected PTG trigger input as described by OPTION<3:0>
0110	Reserved	Reserved
0111	PTGIRQ	Generate individual interrupt request as described by OPTION3<:0>
100x	PTGTRIG	Generate individual trigger output as described by << <cmd<0>:OPTION<3:0>></cmd<0>
101x	PTGJMP	Copy the value indicated in < <cmd<0>:OPTION<3:0>> to the Queue Pointer (PTGQPTR) and jump to that step queue</cmd<0>
110x	PTGJMPC0	PTGC0 = PTGC0LIM: Increment the Queue Pointer (PTGQPTR)
		$PTGC0 \neq PTGC0LIM$: Increment Counter 0 (PTGC0) and copy the value indicated in < <cmd<0>:OPTION<3:0>> to the Queue Pointer (PTGQPTR) and jump to that step queue</cmd<0>
111x	PTGJMPC1	PTGC1 = PTGC1LIM: Increment the queue pointer (PTGQPTR)
		PTGC1 \neq PTGC1LIM: Increment Counter 1 (PTGC1) and copy the value indicated in < <cmd<0>:OPTION<3:0>> to the Queue Pointer (PTGQPTR) and jump to that step queue</cmd<0>
	0000 0001 001x 0100 0101 0110 0111 100x 101x 110x	Command0000PTGCTRL0001PTGCDPYPTGCOPYPTGCOPY001xPTGSTRB0100PTGWHI0101PTGWLO0110Reserved0111PTGIRQ100xPTGJMP110xPTGJMPC0

Note 1: All reserved commands or options will execute but have no effect (i.e., execute as a NOP instruction).

2: Refer to Table 24-2 for the trigger output descriptions.

3: This feature is only available on dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X devices.

bit 3-0	Step Command	OPTION<3:0>	Option Description
	PTGCTRL ⁽¹⁾	0000	Reserved
		0001	Reserved
		0010	Disable Step Delay Timer (PTGSD)
		0011	Reserved
		0100	Reserved
		0101	Reserved
		0110	Enable Step Delay Timer (PTGSD)
		0111	Reserved
		1000	Start and wait for the PTG Timer 0 to match Timer 0 Limit Register
		1001	Start and wait for the PTG Timer 1 to match Timer 1 Limit Register
		1010	Reserved
		1011	Wait for software trigger bit transition from low to high before continuing (PTGSWT = 0 to 1)
		1100	Copy contents of the Counter 0 register to the AD1CHS0 register
		1101	Copy contents of the Counter 1 register to the AD1CHS0 register
		1110	Copy contents of the Literal 0 register to the AD1CHS0 register
		1111	Generate triggers indicated in the Broadcast Trigger Enable Register (PTGBTE)
	PTGADD(1)	0000	Add contents of PTGADJ register to the Counter 0 Limit register (PTGC0LIM)
		0001	Add contents of PTGADJ register to the Counter 1 Limit register (PTGC1LIM)
		0010	Add contents of PTGADJ register to the Timer 0 Limit register (PTGT0LIM)
		0011	Add contents of PTGADJ register to the Timer 1 Limit register (PTGT1LIM)
		0100	Add contents of PTGADJ register to the Step Delay Limit register (PTGSDLIM)
		0101	Add contents of PTGADJ register to the Literal 0 register (PTGL0)
		0110	Reserved
		0111	Reserved
	PTGCOPY ⁽¹⁾	1000	Copy contents of PTGHOLD register to the Counter 0 Limit register (PTGC0LIM)
		1001	Copy contents of PTGHOLD register to the Counter 1 Limit register (PTGC1LIM)
		1010	Copy contents of PTGHOLD register to the Timer 0 Limit register (PTGT0LIM)
		1011	Copy contents of PTGHOLD register to the Timer 1 Limit register (PTGT1LIM)
		1100	Copy contents of PTGHOLD register to the Step Delay Limit register (PTGSDLIM)
		1101	Copy contents of PTGHOLD register to the Literal 0 register (PTGL0)
		1110	Reserved
		1111	Reserved

TABLE 24-1: PTG STEP COMMAND FORMAT (CONTINUED)

Note 1: All reserved commands or options will execute but have no effect (i.e., execute as a NOP instruction).

- 2: Refer to Table 24-2 for the trigger output descriptions.
- 3: This feature is only available on dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X devices.

bit 3-0	Step Command	OPTION<3:0>					
	PTGWHI(1)	0000	PWM Special Event Trigger ⁽³⁾				
	or _{PTGWLO} (1)	0001	PWM Master Timebase Synchronization Output ⁽³⁾				
	PTGWLO("	0010	PWM1 Interrupt ⁽³⁾				
		0011	PWM2 Interrupt ⁽³⁾				
		0100	PWM3 Interrupt ⁽³⁾				
		0101	Reserved				
		0110	Reserved				
		0111	OC1 Trigger Event				
		1000	OC2 Trigger Event				
		1001	IC1 Trigger Event				
		1010	CMP1 Trigger Event				
		1011	CMP2 Trigger Event				
		1100	CMP3 Trigger Event				
		1101	CMP4 Trigger Event				
		1110	ADC Conversion Done Interrupt				
		1111	INT2 External Interrupt				
	PTGIRQ(1)	0000	Generate PTG interrupt 0				
		0001	Generate PTG interrupt 1				
		0010	Generate PTG interrupt 2				
		0011	Generate PTG interrupt 3				
		0100	Reserved				
		•	•				
		•	•				
		•	•				
	(2)	1111	Reserved				
	PTGTRIG ⁽²⁾	00000	PTGO0				
		00001	PTGO1				
		•	•				
		•	•				
		•	•				
		11110	PTGO30				
		11111	PTGO31				

TABLE 24-1:	PTG STEP	COMMAND FORMAT	(CONTINUED)
-------------	----------	-----------------------	-------------

Note 1: All reserved commands or options will execute but have no effect (i.e., execute as a NOP instruction).

2: Refer to Table 24-2 for the trigger output descriptions.

3: This feature is only available on dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X devices.

PTG Output Number	PTG Output Description
PTGO0	Trigger/Synchronization Source for OC1
PTGO1	Trigger/Synchronization Source for OC2
PTGO2	Trigger/Synchronization Source for OC3
PTGO3	Trigger/Synchronization Source for OC4
PTGO4	Clock Source for OC1
PTGO5	Clock Source for OC2
PTGO6	Clock Source for OC3
PTGO7	Clock Source for OC4
PTGO8	Trigger/Synchronization Source for IC1
PTGO9	Trigger/Synchronization Source for IC2
PTGO10	Trigger/Synchronization Source for IC3
PTGO11	Trigger/Synchronization Source for IC4
PTGO12	Sample Trigger for ADC
PTGO13	Sample Trigger for ADC
PTGO14	Sample Trigger for ADC
PTGO15	Sample Trigger for ADC
PTGO16	PWM Time Base Synchronous Source for PWM ⁽¹⁾
PTGO17	PWM Time Base Synchronous Source for PWM ⁽¹⁾
PTGO18	Mask Input Select for Op Amp/Comparator
PTGO19	Mask Input Select for Op Amp/Comparator
PTGO20	Reserved
PTGO21	Reserved
PTGO22	Reserved
PTGO23	Reserved
PTGO24	Reserved
PTGO25	Reserved
PTGO26	Reserved
PTGO27	Reserved
PTGO28	Reserved
PTGO29	Reserved
PTGO30	PTG output to PPS input selection
PTGO31	PTG output to PPS input selection

TABLE 24-2: PTG OUTPUT DESCRIPTIONS

Note 1: This feature is only available on dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X devices.

NOTES:

25.0 OP AMP/COMPARATOR MODULE

- **Note 1:** This data sheet summarizes the features dsPIC33EPXXXGP50X, of the dsPIC33EPXXXMC20X/50X, and PIC24EPXXXGP/MC20X families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 26. "Op amp/ Comparator" (DS70357) of the "dsPIC33E/PIC24E Family Reference Manual', which is available from the Microchip web site (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.


The dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/ 50X, and PIC24EPXXXGP/MC20X devices contain up to four comparators which can be configured in various ways. Comparators CMP1, CMP2, and CMP3 also have the option to be configured as Op amps, with the output being brought to an external pin for gain/filtering connections. As shown in Figure 25-1, individual comparator options are specified by the Comparator module's Special Function Register (SFR) control bits.

These options allow users to:

- Select the edge for trigger and interrupt generation
- · Configure the comparator voltage reference
- Configure output blanking and masking
- Configure as a Comparator or Op amp (CMP1, CMP2, and CMP3 only)

Note: Not all Op amp/Comparator input/output connections are available on all devices. See the "Pin Diagrams" section for available connections.





© 2011-2012 Microchip Technology Inc.







FIGURE 25-3: USER-PROGRAMMABLE BLANKING FUNCTION BLOCK DIAGRAM



DS70657F-page 352




FIGURE 25-4: DIGITAL FILTER INTERCONNECT BLOCK DIAGRAM

^{© 2011-2012} Microchip Technology Inc.


25.1 Op amp Application Considerations

There are two configurations to take into consideration when designing with the Op amp modules that are available in the dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X. and PIC24EPXXXGP/ MC20X devices. Configuration A (see Figure 25-5) takes advantage of the internal connection to the ADC module to route the output of the Op amp directly to the ADC for measurement. Configuration B (see Figure 25-6) requires that the designer externally route the output of the Op amp (OAxOUT) to a separate analog input pin (ANx) on the device. Table 30-54 in Section 30.0 "Electrical Characteristics" describes the performance characteristics for the Op amps, distinguishing between the two configuration types where applicable.

25.1.1 OP AMP CONFIGURATION A

Figure 25-5 shows a typical inverting amplifier circuit taking advantage of the internal connections from the Op amp output to the input of the ADC. The advantage of this configuration is that the user does not need to consume another analog input (ANx) on the device, and allows the user to simultaneous sample all three Op amps with the ADC module, if needed. However, the presence of the internal resistance, RINT1, adds an error in the feedback path. Since RINT1 is an internal resistance, in relation to the Op amp output (VOAxOUT) and ADC internal connection (VADC), RINT1 must be included in the numerator term of the transfer function. See Table 30-52 in Section 30.0 "Electrical Characteristics" for the typical value of RINT1. Table 30-59 and Table 30-60 in Section 30.0 "Electrical Characteristics" describe the minimum sample time (TSAMP) requirements for the ADC module in this configuration. Figure 25-5 also defines the equations that should be used when calculating the expected voltages at points VADC and VOAXOUT.

FIGURE 25-5: OP AMP CONFIGURATION A



Note 1: See Table 30-52 for the Typical value.

- **2:** See Table 30-52 for the Minimum value for the feedback resistor.
- 3: See Table 30-59 and Table 30-60 for the minimum sample time (TSAMP).
- 4: CVREF10 or CVREF20 are two options that are available for supplying bias voltage to the op amps.

DS70657F-page 354

25.1.2 OP AMP CONFIGURATION B

Figure 25-6 shows a typical inverting amplifier circuit with the output of the Op amp (OAxOUT) externally routed to a separate analog input pin (ANx) on the device. This Op amp configuration is slightly different in terms of the Op amp output and the ADC input connection, therefore RINT1 is not included in the transfer function. However, this configuration requires the designer to externally route the Op amp output (OAxOUT) to another analog input pin (ANx). See Table 30-52 in Section 30.0 "Electrical Characteristics" for the typical value of RINT1. Table 30-59 and Table 30-60 in Section 30.0 "Electrical Characteristics" describe the minimum sample time (TSAMP) requirements for the ADC module in this configuration.

Figure 25-6 also defines the equation to be used to calculate the expected voltage at point VOAXOUT. This is the typical inverting amplifier equation.




FIGURE 25-6: OP AMP CONFIGURATION B

^{© 2011-2012} Microchip Technology Inc.

25.2 Op amp/Comparator Resources

Many useful resources are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note:	In the event you are not able to access the
	product page using the link above, enter
	this URL in your browser:
	http://www.microchip.com/wwwproducts/
	Devices.aspx?dDocName=en555464

25.2.1 KEY RESOURCES

- Section 26. "Op amp/Comparator" (DS70357)
- Code Samples
- Application Notes
- · Software Libraries
- Webinars
- All related dsPIC33E/PIC24E Family Reference Manuals Sections
- Development Tools

25.3 Op amp/Comparator Registers

R/W-0	U-0	U-0	U-0	R-0	R-0	R-0	R-0			
CMSIDL		_	—	C4EVT ⁽¹⁾	C3EVT ⁽¹⁾	C2EVT ⁽¹⁾	C1EVT ⁽¹⁾			
bit 15							bit 8			
U-0	U-0	U-0	U-0	R-0	R-0	R-0	R-0			
				C4OUT ⁽²⁾	C3OUT ⁽²⁾	C2OUT ⁽²⁾	C10UT ⁽²⁾			
bit 7							bit			
Legend:			L *I							
R = Readable		W = Writable		•	nented bit, read					
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	IOWN			
bit 15	CMSIDL: Stop	p in Idle Mode	bit							
					e enters Idle mo	ode				
	0 = Continue	operation of all	comparators	in Idle mode						
bit 14-12	Unimplemen	ted: Read as '	0'							
bit 11	C4EVT: Op amp/Comparator 4 Event Status bit ⁽¹⁾									
	1 = Op amp/C	Comparator eve	ent occurred							
	0 = Op amp/C	Comparator eve	ent did not oc	cur						
bit 10	C3EVT: Comparator 3 Event Status bit ⁽¹⁾									
	1 = Comparat	or event occur	red							
	0 = Comparator event did not occur									
bit 9	C2EVT: Comp	parator 2 Event	t Status bit ⁽¹⁾							
	1 = Comparator event occurred									
	0 = Comparator event did not occur									
bit 8	C1EVT: Comparator 1 Event Status bit ⁽¹⁾									
	1 = Comparator event occurred									
	0 = Comparator event did not occur									
bit 7-4	Unimplemen	ted: Read as '	0'							
bit 3	C4OUT: Comparator 4 Output Status bit ⁽²⁾									
	When $CPOL = 0$:									
	1 = VIN + > VIN									
	0 = VIN + < VIN -									
	When CPOL = 1:									
	1 = VIN+ < VIN-									
	0 = VIN + > VIN -									

REGISTER 25-1: CMSTAT: OP AMP/COMPARATOR STATUS REGISTER

- **Note 1:** Reflects the value of the of the CEVT bit in the respective Op amp/Comparator control register, CMxCON<9>.
 - 2: Reflects the value of the COUT bit in the respective Op amp/Comparator control register, CMxCON<8>.

^{© 2011-2012} Microchip Technology Inc.

REGISTER 25-1: CMSTAT: OP AMP/COMPARATOR STATUS REGISTER (CONTINUED)

- C3OUT: Comparator 3 Output Status bit⁽²⁾ bit 2 When CPOL = 0: 1 = VIN + > VIN-0 = VIN + < VIN-When CPOL = 1: 1 = VIN + < VIN-0 = VIN + > VIN bit 1 C2OUT: Comparator 2 Output Status bit⁽²⁾ When CPOL = 0: 1 = VIN + > VIN -0 = VIN + < VIN-When CPOL = 1: 1 = VIN + < VIN-0 = VIN + > VIN bit 0 C10UT: Comparator 1 Output Status bit⁽²⁾ When CPOL = 0: 1 = VIN + > VIN -0 = VIN + < VIN-When CPOL = 1: 1 = VIN + < VIN-0 = VIN + > VIN -
- **Note 1:** Reflects the value of the of the CEVT bit in the respective Op amp/Comparator control register, CMxCON<9>.
 - 2: Reflects the value of the COUT bit in the respective Op amp/Comparator control register, CMxCON<8>.

REGISTER	25-2: CMxC	ON: COMPA	RATOR CO	NTROL REG	$\mathbf{ISTER} \ (\mathbf{x} = 1,$	2, OR 3)				
R/W-0	R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0			
CON	COE	CPOL			OPMODE	CEVT	COUT			
bit 15							bit 8			
R/W-0	R/W-0	U-0	R/W-0	U-0	U-0	R/W-0	R/W-0			
	POL<1:0>	_	CREF	_	_	1	<1:0>			
bit 7							bit (
Legend:										
R = Readab	le bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'				
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle		x = Bit is unki	nown			
bit 15	CON: Op am	p/Comparator I	Enable bit							
		Comparator is e								
		Comparator is o								
bit 14	COE: Comparator Output Enable bit									
		tor output is pre		CxOUT pin						
	•	tor output is int								
bit 13	-	CPOL: Comparator Output Polarity Select bit								
	 1 = Comparator output is inverted 0 = Comparator output is not inverted 									
bit 12-11		ited: Read as '								
bit 10	-			n Mode Select	bit					
	OPMODE: Op Amp/Comparator Operation Mode Select bit 1 = Circuit operates as an Op amp									
	0 = Circuit operates as a Comparator									
bit 9	CEVT: Comp	arator Event bi	t							
	1 = Comparator event according to EVPOL<1:0> settings occurred; disables future triggers and									
	interrupts until the bit is cleared									
	0 = Comparator event did not occur									
bit 8	COUT: Comparator Output bit									
	When CPOL = 0 (non-inverted polarity):									
	1 = VIN+ > VIN- $0 = VIN+ < VIN-$									
		= 1 (inverted p	olarity):							
	1 = VIN + < VII		- <u></u>							

REGISTER 25-2: CMxCON: COMPARATOR CONTROL REGISTER (x = 1, 2, OR 3)

- Note 1: Inputs that are selected and not available will be tied to Vss. See the "Pin Diagrams" section for available inputs for each package.
 - 2: This input is not available when OPMODE (CMxCON<10>) = 1.

REGISTER 25-2: CMxCON: COMPARATOR CONTROL REGISTER (x = 1, 2, OR 3) (CONTINUED)

- bit 7-6 **EVPOL<1:0>:** Trigger/Event/Interrupt Polarity Select bits
 - 11 = Trigger/Event/Interrupt generated on any change of the comparator output (while CEVT = 0)
 - 10 = Trigger/Event/Interrupt generated only on high to low transition of the polarity-selected comparator output (while CEVT = 0)
 - If CPOL = 1 (inverted polarity):
 - Low-to-high transition of the comparator output
 - If CPOL = 0 (non-inverted polarity):
 - High-to-low transition of the comparator output
 - 01 = Trigger/Event/Interrupt generated only on low to high transition of the polarity-selected comparator output (while CEVT = 0)
 <u>If CPOL = 1 (inverted polarity)</u>: High-to-low transition of the comparator output
 - If CPOL = 0 (non-inverted polarity):
 - Low-to-high transition of the comparator output
 - 00 = Trigger/Event/Interrupt generation is disabled
- bit 5 Unimplemented: Read as '0'
- bit 4 CREF: Comparator Reference Select bit (VIN+ input)⁽¹⁾
 - 1 = VIN+ input connects to internal CVREFIN voltage⁽²⁾
 - 0 = VIN+ input connects to CxIN1+ pin
- bit 3-2 Unimplemented: Read as '0'
- bit 1-0 CCH<1:0>: Op amp/Comparator Channel Select bits⁽¹⁾
 - 11 = Unimplemented
 - 10 = Unimplemented
 - 01 = Inverting input of Comparator connects to CxIN2- pin⁽²⁾
 - 00 = Inverting input of Op amp/Comparator connects to CxIN1- pin
- **Note 1:** Inputs that are selected and not available will be tied to Vss. See the "**Pin Diagrams**" section for available inputs for each package.
 - 2: This input is not available when OPMODE (CMxCON<10>) = 1.

dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X, AND PIC24EPXXXGP/MC20X

REGISTER 2	25-3: CM4C	CON: COMPA	RATOR CO	NTROL REG	ISTER		
R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	R/W-0	R/W-0
CON	COE	CPOL	_		_	CEVT	COUT
bit 15	-						bit
R/W-0	R/W-0	U-0	R/W-0	U-0	U-0	R/W-0	R/W-0
EVPC)L<1:0>	_	CREF		_	ССН	<1:0>
bit 7							bit
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	d as '0'	
-n = Value at I	POR	'1' = Bit is set	t	'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 15	-	arator Enable b	it				
		ator is enabled ator is disabled					
bit 14	COE: Compa	arator Output E	nable bit				
		ator output is pr ator output is inf		CxOUT pin			
bit 13	CPOL: Com	parator Output	Polarity Selec	t bit			
		ator output is inv ator output is no					
bit 12-10	Unimpleme	nted: Read as '	0'				
bit 9	CEVT: Comparator Event bit						
	interrupt	ator event acco s until the bit is ator event did n	cleared	0L<1:0> setting	s occurred; dis	ables future trig	gers and
bit 8		parator Output					
	When CPOL 1 = VIN+ > V 0 = VIN+ < V	. = 0 (non-invert /IN- /IN- . = 1 (inverted p	ed polarity):				
	0 = VIN + > V						
bit 7-6		>: Trigger/Even					
	10 = Trigger, compare <u>If CPO</u> Low-to <u>If CPO</u>		generated or ile CEVT = 0) <u>polarity):</u> of the compar rted polarity):	aly on high to lo		or output (while the polarity-sele	
	01 = Trigger, compar <u>If CPO</u> High-to <u>If CPO</u>		generated or ile CEVT = 0) <u>polarity):</u> of the compar rted polarity):	aly on low to high	gh transition of	the polarity-sele	ected
		/Event/Interrupt					

REGISTER 25-3: CM4CON: COMPARATOR CONTROL REGISTER

Note 1: Inputs that are selected and not available will be tied to Vss. See the "**Pin Diagrams**" section for available inputs for each package.

© 2011-2012 Microchip Technology Inc.

REGISTER 25-3: CM4CON: COMPARATOR CONTROL REGISTER (CONTINUED)

- bit 5 Unimplemented: Read as '0'
- bit 4 CREF: Comparator Reference Select bit (VIN+ input)⁽¹⁾
 - 1 = VIN+ input connects to internal CVREFIN voltage
 - 0 = VIN+ input connects to C4IN1+ pin
- bit 3-2 Unimplemented: Read as '0'
- bit 1-0 **CCH<1:0>:** Comparator Channel Select bits⁽¹⁾
 - 11 = VIN- input of comparator connects to OA3/AN6
 - 10 = VIN- input of comparator connects to OA2/AN0
 - 01 = VIN- input of comparator connects to OA1/AN3
 - 00 = VIN- input of comparator connects to C4IN1-
- Note 1: Inputs that are selected and not available will be tied to Vss. See the "Pin Diagrams" section for available inputs for each package.

U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	RW-0
_	-	—	_		SELSR	CC<3:0>	
bit 15							bit 8
	-	D # 44 A		D # 4 4 A			
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
L:1 7	SELSR	CB<3:0>			SELSR	CA<3:0>	L:1
bit 7							bit (
Legend:							
R = Readabl	le bit	W = Writable	bit	U = Unimpler	mented bit, read	1 as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 15-12	Unimplomo	nted: Read as '	0,				
bit 11-8	-	3:0>: Mask C Ir		ts			
	1111 = FLT4			15			
	1110 = FLT2						
	1101 = PTG						
	1100 = PTG	O18					
	1011 = Res e						
	1010 = Res e						
	1001 = Rese						
	1000 = Rese 0111 = Rese						
	0110 = Rese						
	0101 = PWN						
	0100 = PWN						
	0011 = PWN	И2Н					
	0010 = PWN						
	0001 = PWN						
	0000 = PWN						
bit 7-4		3:0>: Mask B Ir	put Select bit	ts			
	1111 = FLT4						
	1110 = FLT2						
	1101 = PTG 1100 = PTG						
	1011 = Rese						
	1010 = Res e						
	1001 = Res e						
	1000 = Res e	erved					
	0111 = Res e	erved					
	0110 = Rese						
	0101 = PWN						
	0100 = PWN						
	0011 = PWN 0010 = PWN						
	0001 = PWN						
	0001 = PVVN	/11H					

REGISTER 25-4: CMxMSKSRC: COMPARATOR MASK SOURCE SELECT CONTROL REGISTER

REGISTER 25-4: CMxMSKSRC: COMPARATOR MASK SOURCE SELECT CONTROL REGISTER

bit 3-0 SELSRCA<3:0>: Mask A Input Select bits 1111 = FLT4 1110 = FLT2 1101 = PTGO19 1100 = PTGO18 1011 = Reserved 1010 = Reserved 1001 = Reserved 1000 = Reserved 0111 = Reserved 0110 = Reserved 0101 = PWM3H 0100 = PWM3L 0011 = PWM2H 0010 = PWM2L 0001 = PWM1H 0000 = PWM1L

R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
HLMS	—	OCEN	OCNEN	OBEN	OBNEN	OAEN	OANEN	
bit 15							bit 8	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
NAGS	PAGS	ACEN	ACNEN	ABEN	ABNEN	AAEN	AANEN	
bit 7						ł	bit	
Legend:								
R = Readable	bit	W = Writable	bit	U = Unimple	mented bit, read	l as '0'		
-n = Value at I	POR	'1' = Bit is se	t	'0' = Bit is cle	eared	x = Bit is unk	nown	
bit 15	1 = The mask	ing (blanking)		event any asse	erted ('0') compa			
bit 14		ited: Read as	•		(_) compa	i ator olgi al li o		
bit 13	-							
		OCEN: OR Gate C Input Enable bit 1 = MCI is connected to OR gate 0 = MCI is not connected to OR gate						
bit 12	OCNEN: OR Gate C Input Inverted Enable bit							
	 1 = Inverted MCI is connected to OR gate 0 = Inverted MCI is not connected to OR gate 							
bit 11	OBEN: OR Gate B Input Enable bit							
		nnected to OF t connected to						
bit 10		•	nverted Enabl					
			ted to OR gate nected to OR ູ					
bit 9		Sate A Input E						
		nnected to OF t connected to	0					
bit 8	OANEN: OR	Gate A Input	nverted Enabl	e bit				
			ted to OR gate nected to OR ູ					
bit 7	1 = Inverted A	ANDI is conne	nverted Enable cted to OR gat nnected to OR	e				
bit 6	 0 = Inverted ANDI is not connected to OR gate PAGS: AND Gate Output Enable bit 1 = ANDI is connected to OR gate 0 = ANDI is not connected to OR gate 							
bit 5		Gate C Input I	-					
	1 = MCI is co	nnected to AN	ID gate					
bit 4			t Inverted Enat	ole bit				
	1 = Inverted I	MCI is connec	ted to AND gat nected to AND	te				
hit 2	ABEN: AND			-				
bit 3		Oute D input i						

REGISTER 25-5: CMxMSKCON: COMPARATOR MASK GATING CONTROL REGISTER

© 2011-2012 Microchip Technology Inc.

REGISTER 25-5: CMxMSKCON: COMPARATOR MASK GATING CONTROL REGISTER

bit 2	ABNEN: AND Gate B Input Inverted Enable bit
	1 = Inverted MBI is connected to AND gate
	0 = Inverted MBI is not connected to AND gate
bit 1	AAEN: AND Gate A Input Enable bit
	1 = MAI is connected to AND gate
	0 = MAI is not connected to AND gate
bit 0	AANEN: AND Gate A Input Inverted Enable bit
	1 = Inverted MAI is connected to AND gate
	0 = Inverted MAI is not connected to AND gate

dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X, AND PIC24EPXXXGP/MC20X

Legend: R = Readable bit n = Value at POR bit 15-7 Ui bit 6-4 CI 11 12 13 10 10 11 12 13 10 10 11 12 13 10 10 11 12 13 14 15 16 17 18 19 10 10 11 12 13 14 15 16 17 18 19 10 10 10 10 11 12 13 14 15 16	nimpleme	K ⁽²⁾ K ⁽¹⁾ K ⁽²⁾	,	ʻ0' = Bit is cle	 R/W-0	R/W-0 CFDIV<2:0>	
U-0 	nimplemer FSEL<2:0> 11 = T5CL 10 = T4CL 01 = T3CL 00 = T2CL 11 = Reser	CFSEL<2:0> W = Writable b '1' = Bit is set nted: Read as '0 >: Comparator Fi K ⁽¹⁾ K ⁽²⁾ K ⁽²⁾ Ved	it ,	U = Unimpler '0' = Bit is cle	nented bit, rea	CFDIV<2:0>	R/W-0 bit
	nimplemer FSEL<2:0> 11 = T5CL 10 = T4CL 01 = T3CL 00 = T2CL 11 = Reser	CFSEL<2:0> W = Writable b '1' = Bit is set nted: Read as '0 >: Comparator Fi K ⁽¹⁾ K ⁽²⁾ K ⁽²⁾ Ved	it ,	U = Unimpler '0' = Bit is cle	nented bit, rea	CFDIV<2:0>	bit (
	nimplemer FSEL<2:0> 11 = T5CL 10 = T4CL 01 = T3CL 00 = T2CL 11 = Reser	CFSEL<2:0> W = Writable b '1' = Bit is set nted: Read as '0 >: Comparator Fi K ⁽¹⁾ K ⁽²⁾ K ⁽²⁾ Ved	it ,	U = Unimpler '0' = Bit is cle	nented bit, rea	CFDIV<2:0>	bit
R = Readable bit -n = Value at POR bit 15-7 Un bit 6-4 CI 11 12 10 10 01 01 01 01 01 01 01 01 01 01 01	nimplemen FSEL<2:0; 11 = T5CLH 10 = T4CLH 01 = T3CLH 00 = T2CLH 11 = Reser	W = Writable b '1' = Bit is set nted: Read as '0 >: Comparator Fi K ⁽¹⁾ K ⁽²⁾ K ⁽²⁾ Ved	,	U = Unimpler '0' = Bit is cle		ad as '0'	
Legend: R = Readable bit -n = Value at POR bit 15-7 Ur bit 6-4 Cl 11 10 10 01 01 01 01 01 01 01	nimplemen FSEL<2:0; 11 = T5CLH 10 = T4CLH 01 = T3CLH 00 = T2CLH 11 = Reser	'1' = Bit is set nted: Read as '0 >: Comparator Fi $K^{(1)}$ $K^{(2)}$ $K^{(2)}$ $K^{(2)}$ $K^{(2)}$,	ʻ0' = Bit is cle			
bit 15-7 Ur bit 6-4 Cl 11 11 10 10 01 01 01 01 01 01 01 01 01	nimplemen FSEL<2:0; 11 = T5CLH 10 = T4CLH 01 = T3CLH 00 = T2CLH 11 = Reser	'1' = Bit is set nted: Read as '0 >: Comparator Fi $K^{(1)}$ $K^{(2)}$ $K^{(2)}$ $K^{(2)}$ $K^{(2)}$,	ʻ0' = Bit is cle			nown
-n = Value at POR bit 15-7 Un bit 6-4 CI 11 12 10 10 01 01 01 01 01 01 01 01 01 01 01	nimplemen FSEL<2:0; 11 = T5CLH 10 = T4CLH 01 = T3CLH 00 = T2CLH 11 = Reser	'1' = Bit is set nted: Read as '0 >: Comparator Fi $K^{(1)}$ $K^{(2)}$ $K^{(2)}$ $K^{(2)}$ $K^{(2)}$,	ʻ0' = Bit is cle			nown
bit 6-4 CI	nimplemen FSEL<2:0; 11 = T5CLH 10 = T4CLH 01 = T3CLH 00 = T2CLH 11 = Reser	nted: Read as '0 >: Comparator Fi K ⁽¹⁾ K ⁽²⁾ K ⁽¹⁾ K ⁽²⁾ ved			ared	x = Bit is unkr	nown
bit 6-4 CI	FSEL<2:0> 11 = T5CL 10 = T4CL 01 = T3CL 00 = T2CL 11 = Reser	>: Comparator Fi K ⁽¹⁾ K ⁽²⁾ K ⁽¹⁾ K ⁽²⁾ ved		ock Select bits			
-	01 = Fosc ⁽ 00 = FP ⁽⁴⁾		r Enable bit				
		ter enabled ter disabled					
11 11 10 10 01 01 01	11 = Clock 10 = Clock 01 = Clock	Divide 1:4 Divide 1:2	ter Clock Di	vide Select bits			

REGISTER 25-6: CMxFLTR: COMPARATOR FILTER CONTROL REGISTER

2: See the Type B Timer Block Diagram (Figure 13-1).

- **3:** See the PWM Module Register Interconnect Diagram (Figure 16-2).
- 4: See the Oscillator System Diagram (Figure 9-1).

U-0	R/W-0	U-0	U-0	U-0	R/W-0	U-0	U-0	
_	CVR2OE ⁽¹⁾	_	_	_	VREFSEL	—	_	
bit 15							bit 8	
							R/W-0	
R/W-0	R/W-0							
CVREN	CVR10E ⁽¹⁾	CVRR	CVRSS		CVR	<3:0>		
bit 7							bit	
Legend:								
R = Readab	le bit	W = Writable	bit	U = Unimple	mented bit, read	as '0'		
-n = Value a	POR	'1' = Bit is set	:	'0' = Bit is cle		x = Bit is unkn	iown	
bit 15	Unimplement							
bit 14	CVR2OE: Cor				ble bit ⁽¹⁾			
	1 = (AVDD - A')				nin			
bit 13-11	0 = (AVDD – AVSS)/2 is disconnected from the CVREF2O pin Unimplemented: Read as '0'							
bit 10	VREFSEL: Voltage Reference Select bit							
	1 = CVREFIN = VREF+							
	0 = CVREFIN is			network				
bit 9-8	Unimplement	ed: Read as '	0'					
bit 7	CVREN: Com							
	1 = Comparate 0 = Comparate							
bit 6	CVR1OE: Cor	•	•					
	1 = Voltage lev	•	•	•				
	0 = Voltage lev	vel is disconne	ected from CV	REF10 pin				
bit 5	CVRR: Compa	•	Reference Ra	ange Selection	bit			
	1 = CVRSRC/2 0 = CVRSRC/3							
bit 4	CVRSS: Com	·	a Reference 9	Source Selecti	on hit			
					REF+) – (AVSS)			
	0 = Comparate	U U			, , ,			
bit 3-0	CVR<3:0> Co	mparator Volt	age Reference	e Value Selecti	ion $0 \leq CVR < 3$:	$0> \le 15$ bits		
	When CVRR = CVREFIN = (C\		(CVRSRC)					
	When CVRR =							
	CVREFIN = (C\	(DODO(4) + (C)	VD 20.05 (00)	(0) $()$				

REGISTER 25-7: CVRCON: COMPARATOR VOLTAGE REFERENCE CONTROL REGISTER

Note 1: CVRxOE overrides the TRISx and the ANSELx bit settings.

26.0 PROGRAMMABLE CYCLIC REDUNDANCY CHECK (CRC) GENERATOR

- Note 1: This data sheet summarizes the features of the dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X, and PIC24EPXXXGP/MC20X families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 27. "Programmable Cyclic Redundancy Check (CRC)" (DS70346) of the "dsPIC33E/ PIC24E Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

FIGURE 26-1: CRC BLOCK DIAGRAM


The programmable CRC generator offers the following features:

- User-programmable (up to 32nd order) polynomial CRC equation
- Interrupt output
- Data FIFO


The programmable CRC generator provides a hardware-implemented method of quickly generating checksums for various networking and security applications. It offers the following features:

- User-programmable CRC polynomial equation, up to 32 bits
- · Programmable shift direction (little or big-endian)
- Independent data and polynomial lengths
- Configurable Interrupt output
- Data FIFO

A simplified block diagram of the CRC generator is shown in Figure 26-1. A simple version of the CRC shift engine is shown in Figure 26-2.







© 2011-2012 Microchip Technology Inc.

26.1 Overview

The CRC module can be programmed for CRC polynomials of up to the 32nd order, using up to 32 bits. Polynomial length, which reflects the highest exponent in the equation, is selected by the PLEN<4:0> bits (CRCCON2<4:0>).

The CRCXORL and CRCXORH registers control which exponent terms are included in the equation. Setting a particular bit includes that exponent term in the equation; functionally, this includes an XOR operation on the corresponding bit in the CRC engine. Clearing the bit disables the XOR.

For example, consider two CRC polynomials, one a 16bit equation and the other a 32-bit equation:

 $\begin{array}{c} x16+x12+x5+1\\ \text{and}\\ x32+x26+x23+x22+x16+x12+x11+x10+x8+x7\\ +x5+x4+x2+x+1 \end{array}$

To program these polynomials into the CRC generator, set the register bits as shown in Table 26-1.

Note that the appropriate positions are set to '1' to indicate that they are used in the equation (for example, X26 and X23). The 0 bit required by the equation is always XORed; thus, X0 is a don't care. For a polynomial of length N, it is assumed that the *N*th bit will always be used, regardless of the bit setting. Therefore, for a polynomial length of 32, there is no 32nd bit in the CRCxOR register.

TABLE 26-1:CRC SETUP EXAMPLES FOR16 AND 32-BIT POLYNOMIAL

CRC Control	Bit V	alues
Bits	16-bit Polynomial	32-bit Polynomial
PLEN<4:0>	01111	11111
X<31:16>	0000 0000 0000 000x	0000 0100 1100 0001
X<15:0>	0001 0000 0010 000x	0001 1101 1011 011x

26.2 Programmable CRC Resources

Many useful resources are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note:	In the event you are not able to access the
	product page using the link above, enter
	this URL in your browser:
	http://www.microchip.com/wwwproducts/
	Devices.aspx?dDocName=en555464

26.2.1 KEY RESOURCES

- Section 27. "Programmable Cyclic Redundancy Check (CRC)" (DS70346)
- Code Samples
- · Application Notes
- Software Libraries
- Webinars
- All related dsPIC33E/PIC24E Family Reference Manuals Sections
- Development Tools

26.3 Programmable CRC Registers

REGISTER 26-1: CRCCON1: CRC CONTROL REGISTER 1

R/W-0	U-0	R/W-0	R-0	R-0	R-0	R-0	R-0	
CRCEN	_	— CSIDL VWORD<4:0>						
bit 15							bit 8	
							U-0	
R-0	R-1	R/W-0	R/W-0					
CRCFUL	CRCMPT	CRCISEL	CRCGO	LENDIAN		—		
bit 7							bit 0	
Legend:								
R = Readable	e bit	W = Writable	bit	U = Unimpler	nented bit, rea	ad as '0'		
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle		x = Bit is unkr	nown	
bit 15	CRCEN: CR	C Enable bit						
		dule is enabled						
		dule is disabled e not reset.	. All state ma	chines, pointer	s, and CRCW	DAT/CRCDAT ar	e reset. Other	
bit 14	Unimplemented: Read as '0'							
bit 13	CSIDL: CRC Stop in Idle Mode bit							
		nue module ope e module operat			dle mode			
bit 12-8	VWORD<4:0	>: Pointer Value	e bits					
		number of valid PLEN<4:0> \leq 7.	I words in the	FIFO. Has a n	naximum valu	e of 8 when PLE	N<4:0> > 7,	
bit 7	CRCFUL: FII	FO Full bit						
	1 = FIFO is f							
	0 = FIFO is i							
bit 6		FO Empty Bit						
	1 = FIFO is (0 = FIFO is (
bit 5		RC Interrupt Se	lection bit					
Sit 0		on FIFO empty		f data is still sh	iftina through	CRC		
		on shift comple						
bit 4	CRCGO: Sta	rt CRC bit						
		C serial shifter						
		ial shifter is turr						
bit 3		ata Word Little-		-	OF /::::			
		rd is shifted into rd is shifted into		-		•		
bit 2-0		nted: Read as '				·· <i>'</i>		
	Sumplemen	ited. itedu da (

^{© 2011-2012} Microchip Technology Inc.

dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X, AND PIC24EPXXXGP/MC20X

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	_	_	DWIDTH<4:0>				
bit 15							bit 8
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	—	—			PLEN<4:0>	•	
bit 7							bit 0
Legend:							
R = Readab	lable bit W = Writable bit U = Unimplemented bit, read as '0'						
-n = Value at POR '1' = Bit is set			'0' = Bit is cleared		x = Bit is unknown		
bit 15-13	Unimplemen	ted: Read as '	0'				
hit 10.0		N Data Midth	Calaat hita				

REGISTER 26-2: CRCCON2: CRC CONTROL REGISTER 2

bit 12-8

DWIDTH<4:0>: Data Width Select bits These bits set the width of the data word (DWIDTH<4:0> + 1)

Unimplemented: Read as '0' bit 7-5

bit 4-0 PLEN<4:0>: Polynomial Length Select bits These bits set the length of the polynomial (Polynomial Length = PLEN<4:0> + 1)

dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X, AND PIC24EPXXXGP/MC20X

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			X<3′	1:24>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			X<23	3:16>			
bit 7							bit 0
Legend:							

REGISTER 26-3: CRCXORH: CRC XOR POLYNOMIAL HIGH REGISTER

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	t, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-0 X<31:16>: XOR of Polynomial Term Xⁿ Enable bits

REGISTER 26-4: CRCXORL: CRC XOR POLYNOMIAL LOW REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
		Х<	15:8>			
						bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0
		X<7:1>				—
						bit 0
oit	W = Writable	bit	U = Unimplen	nented bit, read	d as '0'	
OR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	iown
	R/W-0	R/W-0 R/W-0 Dit W = Writable	R/W-0 R/W-0 R/W-0 X<7:1> X<7:1>	X<15:8> $R/W-0$ $R/W-0$ $X<7:1>$ Dit W = Writable bit U = Unimplementary	X<15:8> R/W-0 R/W-0 X<7:1> Dit W = Writable bit	K/W-0 R/W-0 R/W-0 R/W-0 R/W-0 X<7:1> bit W = Writable bit U = Unimplemented bit, read as '0'

bit 15-1X<15:1>: XOR of Polynomial Term Xⁿ Enable bitsbit 0Unimplemented: Read as '0'

© 2011-2012 Microchip Technology Inc.

NOTES:

27.0 SPECIAL FEATURES

Note: This data sheet summarizes the features of the dsPIC33EPXXXGP50X. dsPIC33EPXXXMC20X/50X. and PIC24EPXXXGP/MC20X families of devices. It is not intended to be a То comprehensive reference source. complement the information in this data sheet, refer to the related section of the "dsPIC33E/PIC24E Familv Reference Manual', which is available from the Microchip web site (www.microchip.com).

dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X, and PIC24EPXXXGP/MC20X devices include several features intended to maximize application flexibility and reliability, and minimize cost through elimination of external components. These are:

- · Flexible configuration
- Watchdog Timer (WDT)
- Code Protection and CodeGuard[™] Security
- JTAG Boundary Scan Interface
- In-Circuit Serial Programming[™] (ICSP[™])
- In-Circuit Emulation

27.1 Configuration Bits

In dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/ 50X, and PIC24EPXXXGP/MC20X devices, the configuration bytes are implemented as volatile memory. This means that configuration data must be programmed each time the device is powered up. Configuration data is stored in at the top of the on-chip program memory space, known as the Flash Configuration Bytes. Their specific locations are shown in Table 27-1. The configuration data is automatically loaded from the Flash Configuration Bytes to the proper Configuration shadow registers during device Resets.

Note:	Configuration data is reloaded on all types
	of device Resets.

When creating applications for these devices, users should always specifically allocate the location of the Flash Configuration Bytes for configuration data in their code for the compiler. This is to make certain that program code is not stored in this address when the code is compiled.

The upper 2 bytes of all Flash Configuration Words in program memory should always be '1111 1111 1111 1111 1111'. This makes them appear to be NOP instructions in the remote event that their locations are ever executed by accident. Since Configuration bits are not implemented in the corresponding locations, writing '1's to these locations has no effect on device operation.

Note: Performing a page erase operation on the last page of program memory clears the Flash Configuration Bytes, enabling code protection as a result. Therefore, users should avoid performing page erase operations on the last page of program memory.

The Configuration Flash Bytes map is shown in Table 27-1.

^{© 2011-2012} Microchip Technology Inc.

File Name		Device Memory Size (KB)	Bit 23-8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Reserved	0057EC	32									
	00AFEC	64									
	0157EC	128	_	_	_	_	_	_	_	_	_
	02AFEC	256									
	0557EC	512									
Reserved	0057EE	32									
	00AFEE	64									
	0157EE	128	_	_	_	_	_	_	_	_	_
	02AFEE	256									
	0557EE	512									
FICD	0057F0	32									
1100	00AFF0	64									
	0157F0	128	_	Reserved ⁽³⁾	_	JTAGEN	Reserved ⁽²⁾	Reserved(3)	_	ICS<	1.0>
	02AFF0	256		1 COCIVCU		UNCEN		1 COCIVCU		100	1.0-
	0557F0	512									
FPOR	0057F2	32									
IFUR	003/12 00AFF2	64									
					/INI <1:0>			Reserved ⁽³⁾			
	0157F2	128	_	VVDTV	VIN<1:0>	ALTI2C2	ALTI2C1	Reserved	_	_	_
	02AFF2	256									
	0057F2	512			[
FWDT	0057F4	32									
	00AFF4	64				DULKEN	WETER				
	0157F4	128	—	FWDTEN	WINDIS	PLLKEN	WDTPRE		WDTPC	ST<3:0>	
	02AFF4	256									
	0057F4	512							r	r	
FOSC	0057F6	32									
	00AFF6	64									
	0157F6	128	-	FCKS	SM<1:0>	IOL1WAY	-	—	OSCIOFNC	POSCM	ID<1:0>
	02AFF6	256									
	0057F6	512									
FOSCSEL	0057F8	32									
	00AFF8	64									
	0157F8	128	_	IESO	PWMLOCK ⁽¹⁾	_	-	_		FNOSC<2:0>	
	02AFF8	256									
	0057F8	512									
FGS	0057FA	32									
	00AFFA	64									
	0157FA	128	_	_	_	—	_	—	—	GCP	GWRP
	02AFFA	256									
	0057FA	512									
Reserved	0057FC	32									
	00AFFC	64									
	0157FC	128	_	_	_	_	_	_	_	_	_
	02AFFC	256									
	0057FC	512									
Reserved	057FFE	32									
	00AFFE	64									
	0157FE	128			_	_	_	_	_	_	
	02AFFE	256									
	02AFFE	200 512									
	UUU/FE	512									

Legend: - = unimplemented, read as '1'. Note

1: These bits are only available on dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X devices.

2: 3: This bit is reserved and must be programmed as '0'. This bit is reserved and must be programmed as '1'.

Bit Field	Description
GCP	General Segment Code-Protect bit
	1 = User program memory is not code-protected
	0 = Code protection is enabled for the entire program memory space
GWRP	General Segment Write-Protect bit
	1 = User program memory is not write-protected
	0 = User program memory is write-protected
IESO	Two-speed Oscillator Start-up Enable bit
	1 = Start-up device with FRC, then automatically switch to the
	user-selected oscillator source when ready 0 = Start-up device with user-selected oscillator source
PWMLOCK ⁽¹⁾	PWM Lock Enable bit
FWINLOOK	1 = Certain PWM registers may only be written after key sequence
	0 = PWM registers may be written without key
FNOSC<2:0>	Oscillator Selection bits
11000 2.0	111 = Fast RC Oscillator with divide-by-N (FRCDIVN)
	110 = Reserved; do not use
	101 = Low-Power RC Oscillator (LPRC)
	100 = Reserved; do not use
	011 = Primary Oscillator with PLL module (XT + PLL, HS + PLL, EC + PLL)
	010 = Primary Oscillator (XT, HS, EC)
	001 = Fast RC Oscillator with divide-by-N with PLL module (FRCPLL)
	000 = Fast RC Oscillator (FRC)
FCKSM<1:0>	Clock Switching Mode bits
	 1x = Clock switching is disabled, Fail-Safe Clock Monitor is disabled 01 = Clock switching is enabled, Fail-Safe Clock Monitor is disabled
	00 = Clock switching is enabled, Fail-Safe Clock Monitor is enabled
IOL1WAY	Peripheral pin select configuration
	1 = Allow only one reconfiguration
	0 = Allow multiple reconfigurations
OSCIOFNC	OSC2 Pin Function bit (except in XT and HS modes)
	1 = OSC2 is clock output
	0 = OSC2 is general purpose digital I/O pin
POSCMD<1:0>	Primary Oscillator Mode Select bits
	11 = Primary oscillator disabled
	10 = HS Crystal Oscillator mode
	01 = XT Crystal Oscillator mode
	00 = EC (External Clock) mode
FWDTEN	Watchdog Timer Enable bit
	1 = Watchdog Timer always enabled (LPRC oscillator cannot be disabled. Clearing the SWDTEN bit in the RCON register will have no effect.)
	0 = Watchdog Timer enabled/disabled by user software (LPRC can be disabled by clearing
	the SWDTEN bit in the RCON register)
WINDIS	Watchdog Timer Window Enable bit
	1 = Watchdog Timer in Non-Window mode
	0 = Watchdog Timer in Window mode
PLLKEN	PLL Lock Enable bit
	1 = PLL lock enabled
	0 = PLL lock disabled
WDTPRE	Watchdog Timer Prescaler bit
	1 = 1:128 0 = 1:32

TABLE 27-2: CONFIGURATION BITS DESCRIPTION

Note 1: This bit is only available on dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X devices.

^{© 2011-2012} Microchip Technology Inc.

Bit Field	Description
WDTPOST<3:0>	Watchdog Timer Postscaler bits 1111 = 1:32,768 1110 = 1:16,384 0001 = 1:2 0000 = 1:1
WDTWIN<1:0>	Watchdog Window Select bits 11 = WDT Window is 25% of WDT period 10 = WDT Window is 37.5% of WDT period 01 = WDT Window is 50% of WDT period 00 = WDT Window is 75% of WDT period
ALTI2C1	Alternate I ² C1 pins 1 = I ² C1 mapped to SDA1/SCL1 pins 0 = I ² C1 mapped to ASDA1/ASCL1 pins
ALTI2C2	Alternate I^2C2 pins 1 = I^2C2 mapped to SDA2/SCL2 pins 0 = I^2C2 mapped to ASDA2/ASCL2 pins
JTAGEN	JTAG Enable bit 1 = JTAG enabled 0 = JTAG disabled
ICS<1:0>	ICD Communication Channel Select bits 11 = Communicate on PGEC1 and PGED1 10 = Communicate on PGEC2 and PGED2 01 = Communicate on PGEC3 and PGED3 00 = Reserved, do not use

TABLE 27-2:	CONFIGURATION BITS DESCRIPTION (CONTINUED)
	Control Bird Brederan Hone	CONTINUED	,

Note 1: This bit is only available on dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X devices.

dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X, AND PIC24EPXXXGP/MC20X

REGISTER 27-1: DEVID: DEVICE ID REGISTER

R	R	R	R	R	R	R	R
			DEVID	<23:16>			
bit 23							bit 16
R	R	R	R	R	R	R	R
			DEVID	<15:8>			
bit 15							bit 8
R	R	R	R	R	R	R	R
			DEVID				
bit 7							bit 0
Legend:	R = Read-Only bit			U = Unimplen	nented bit		

bit 23-0 **DEVID<23:0>:** Device Identifier bits⁽¹⁾

Note 1: Refer to the "dsPIC33E/PIC24E Flash Programming Specification for Devices with Volatile Configuration *Bits*" (DS70663) for the list of device ID values.

REGISTER 27-2: DEVREV: DEVICE REVISION REGISTER

R	R	R	R	R	R	R	R
			DEVREV	/<23:16>			
bit 23							bit 16
R	R	R	R	R	R	R	R
			DEVRE				
bit 15							bit 8
R	R	R	R	R	R	R	R
			DEVRE	V<7:0>			
bit 7							bit 0
Legend: R =	Read-only bit			U = Unimpler	nented bit		

bit 23-0 DEVREV<23:0>: Device Revision bits⁽¹⁾

Note 1: Refer to the "dsPIC33E/PIC24E Flash Programming Specification for Devices with Volatile Configuration *Bits*" (DS70663) for the list of device revision values.

^{© 2011-2012} Microchip Technology Inc.

27.2 User ID Words

dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X, and PIC24EPXXXGP/MC20X devices contain four User ID Words, located at addresses 0x800FF8 through 0x800FFE. The User ID Words can be used for storing product information such as serial numbers, system manufacturing dates, manufacturing lot numbers and other application-specific information.

The User ID Words register map is shown in Table 27-3.

TABLE 27-3: USER ID WORDS REGISTER MAP

File Name	Address	Bit 23-16	Bit 15-0
FUID0	0x800FF8	_	UID0
FUID1	0x800FFA	_	UID1
FUID2	0x800FFC	_	UID2
FUID3	0x800FFE		UID3

Legend: — = unimplemented, read as '1'.

27.3 On-Chip Voltage Regulator


All of the dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X, and PIC24EPXXXGP/ MC20X devices power their core digital logic at a nominal 1.8V. This can create a conflict for designs that are required to operate at a higher typical voltage, such as 3.3V. To simplify system design, all devices in the dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X, and PIC24EPXXXGP/MC20X family incorporate an onchip regulator that allows the device to run its core logic from VDD.

The regulator provides power to the core from the other VDD pins. A low-ESR (less than 1 Ohm) capacitor (such as tantalum or ceramic) must be connected to the VCAP pin (Figure 27-1). This helps to maintain the stability of the regulator. The recommended value for the filter capacitor is provided in Table 30-5 located in Section 30.0 "Electrical Characteristics".

Note:	It is important for the low-ESR capacitor to
	be placed as close as possible to the VCAP
	pin.

FIGURE 27-1: CONNECTIONS FOR THE

ON-CHIP VOLTAGE REGULATOR^(1,2,3)



3: Typical VCAP pin voltage = 1.8V when VDD ≥ VDDMIN.

27.4 Brown-out Reset (BOR)

The Brown-out Reset (BOR) module is based on an internal voltage reference circuit that monitors the regulated supply voltage VCAP. The main purpose of the BOR module is to generate a device Reset when a brown-out condition occurs. Brown-out conditions are generally caused by glitches on the AC mains (for example, missing portions of the AC cycle waveform due to bad power transmission lines, or voltage sags due to excessive current draw when a large inductive load is turned on).

A BOR generates a Reset pulse, which resets the device. The BOR selects the clock source, based on the device Configuration bit values (FNOSC<2:0> and POSCMD<1:0>).

If an oscillator mode is selected, the BOR activates the Oscillator Start-up Timer (OST). The system clock is held until OST expires. If the PLL is used, the clock is held until the LOCK bit (OSCCON<5>) is '1'.

Concurrently, the PWRT time-out (TPWRT) is applied before the internal Reset is released. If TPWRT = 0 and a crystal oscillator is being used, then a nominal delay of TFSCM is applied. The total delay in this case is TFSCM. Refer to parameter SY35 in Table 30-21 of **Section 30.0 "Electrical Characteristics**" for specific TFSCM values.

The BOR Status bit (RCON<1>) is set to indicate that a BOR has occurred. The BOR circuit, continues to operate while in Sleep or Idle modes and resets the device should VDD fall below the BOR threshold voltage.

27.5 Watchdog Timer (WDT)

For dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/ 50X, and PIC24EPXXXGP/MC20X devices, the WDT is driven by the LPRC oscillator. When the WDT is enabled, the clock source is also enabled.

27.5.1 PRESCALER/POSTSCALER

The nominal WDT clock source from LPRC is 32 kHz. This feeds a prescaler that can be configured for either 5-bit (divide-by-32) or 7-bit (divide-by-128) operation. The prescaler is set by the WDTPRE Configuration bit. With a 32 kHz input, the prescaler yields a WDT timeout period (TwDT), as shown in parameter SY12 in Table 30-21.

A variable postscaler divides down the WDT prescaler output and allows for a wide range of time-out periods. The postscaler is controlled by the WDTPOST<3:0> Configuration bits (FWDT<3:0>), which allow the selection of 16 settings, from 1:1 to 1:32,768. Using the prescaler and postscaler, time-out periods ranging from 1 ms to 131 seconds can be achieved.

The WDT, prescaler and postscaler are reset:

- · On any device Reset
- On the completion of a clock switch, whether invoked by software (i.e., setting the OSWEN bit after changing the NOSC bits) or by hardware (i.e., Fail-Safe Clock Monitor)
- When a PWRSAV instruction is executed (i.e., Sleep or Idle mode is entered)
- When the device exits Sleep or Idle mode to resume normal operation
- By a CLRWDT instruction during normal execution
- Note: The CLRWDT and PWRSAV instructions clear the prescaler and postscaler counts when executed.




FIGURE 27-2: WDT BLOCK DIAGRAM

27.5.2 SLEEP AND IDLE MODES

If the WDT is enabled, it continues to run during Sleep or Idle modes. When the WDT time-out occurs, the device wakes the device and code execution continues from where the PWRSAV instruction was executed. The corresponding SLEEP or IDLE bits (RCON<3,2>) needs to be cleared in software after the device wakes up.

27.5.3 ENABLING WDT

The WDT is enabled or disabled by the FWDTEN Configuration bit in the FWDT Configuration register. When the FWDTEN Configuration bit is set, the WDT is always enabled.

The WDT can be optionally controlled in software when the FWDTEN Configuration bit has been programmed to '0'. The WDT is enabled in software by setting the SWDTEN control bit (RCON<5>). The SWDTEN control bit is cleared on any device Reset. The software WDT option allows the user application to enable the WDT for critical code segments and disable the WDT during non-critical segments for maximum power savings.

The WDT flag bit, WDTO (RCON<4>), is not automatically cleared following a WDT time-out. To detect subsequent WDT events, the flag must be cleared in software.

27.5.4 WDT WINDOW

The Watchdog Timer has an optional Windowed mode enabled by programming the WINDIS bit in the WDT configuration register (FWDT<6>). In the Windowed mode (WINDIS = 0), the WDT should be cleared based on the settings in the programmable watchdog window select bits (WDTWIN<1:0>).

© 2011-2012 Microchip Technology Inc.

27.6 JTAG Interface

dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X, and PIC24EPXXXGP/MC20X devices implement a JTAG interface, which supports boundary scan device testing. Detailed information on this interface is provided in future revisions of the document.

Note: Refer to Section 24. "Programming and Diagnostics" (DS70608) of the "dsPIC33E/PIC24E Family Reference Manual" for further information on usage, configuration and operation of the JTAG interface.

27.7 In-Circuit Serial Programming

The dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/ 50X, and PIC24EPXXXGP/MC20X devices can be serially programmed while in the end application circuit. This is done with two lines for clock and data and three other lines for power, ground and the programming sequence. Serial programming allows customers to manufacture boards with unprogrammed devices and then program the device just before shipping the product. Serial programming also allows the most recent firmware or a custom firmware to be programmed. Refer to the *"dsPIC33E/PIC24E Flash Programming Specification for Devices with Volatile Configuration Bits"* (DS70663) for details about In-Circuit Serial Programming (ICSP).

Any of the three pairs of programming clock/data pins can be used:

- PGEC1 and PGED1
- PGEC2 and PGED2
- PGEC3 and PGED3

27.8 In-Circuit Debugger

When MPLAB[®] ICD 3 or REAL ICE[™] is selected as a debugger, the in-circuit debugging functionality is enabled. This function allows simple debugging functions when used with MPLAB IDE. Debugging functionality is controlled through the PGECx (Emulation/Debug Clock) and PGEDx (Emulation/Debug Data) pin functions.

Any of the three pairs of debugging clock/data pins can be used:

- PGEC1 and PGED1
- PGEC2 and PGED2
- PGEC3 and PGED3

To use the in-circuit debugger function of the device, the design must implement ICSP connections to \overline{MCLR} , VDD, Vss, and the PGECx/PGEDx pin pair. In addition, when the feature is enabled, some of the resources are not available for general use. These resources include the first 80 bytes of data RAM and two I/O pins (PGECx and PGEDx).

27.9 Code Protection and CodeGuard[™] Security

The dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/ 50X, and PIC24EPXXXGP/MC20X devices offer basic implementation of CodeGuard Security that supports only General Segment (GS) security. This feature helps protect individual Intellectual Property.

Note:	Refer to Section 23. "CodeGuard™
	Security" (DS70634) of the "dsPIC33E/
	PIC24E Family Reference Manual" for
	further information on usage,
	configuration and operation of
	CodeGuard Security.

28.0 INSTRUCTION SET SUMMARY

Note: This data sheet summarizes the features of the dsPIC33EPXXXGP50X. dsPIC33EPXXXMC20X/50X. and PIC24EPXXXGP/MC20X families of devices. It is not intended to be a comprehensive reference source. То complement the information in this data sheet, refer to the related section of the "dsPIC33E/PIC24E Familv Reference Manual', which is available from the Microchip web site (www.microchip.com).

The dsPIC33EP instruction set is almost identical to that of the dsPIC30F and dsPIC33F. The PIC24EP instruction set is almost identical to that of the PIC24F and PIC24H.

Most instructions are a single program memory word (24 bits). Only three instructions require two program memory locations.

Each single-word instruction is a 24-bit word, divided into an 8-bit opcode, which specifies the instruction type and one or more operands, which further specify the operation of the instruction.

The instruction set is highly orthogonal and is grouped into five basic categories:

- · Word or byte-oriented operations
- · Bit-oriented operations
- · Literal operations
- DSP operations
- · Control operations

 Table 28-1 lists the general symbols used in describing the instructions.

The dsPIC33E instruction set summary in Table 28-2 lists all the instructions, along with the status flags affected by each instruction.

Most word or byte-oriented W register instructions (including barrel shift instructions) have three operands:

- The first source operand, which is typically a register 'Wb' without any address modifier
- The second source operand, which is typically a register 'Ws' with or without an address modifier
- The destination of the result, which is typically a register 'Wd' with or without an address modifier

However, word or byte-oriented file register instructions have two operands:

- · The file register specified by the value 'f'
- The destination, which could be either the file register 'f' or the W0 register, which is denoted as 'WREG'

Most bit-oriented instructions (including simple rotate/ shift instructions) have two operands:

- The W register (with or without an address modifier) or file register (specified by the value of 'Ws' or 'f')
- The bit in the W register or file register (specified by a literal value or indirectly by the contents of register 'Wb')

The literal instructions that involve data movement can use some of the following operands:

- A literal value to be loaded into a W register or file register (specified by 'k')
- The W register or file register where the literal value is to be loaded (specified by 'Wb' or 'f')

However, literal instructions that involve arithmetic or logical operations use some of the following operands:

- The first source operand, which is a register 'Wb' without any address modifier
- The second source operand, which is a literal value
- The destination of the result (only if not the same as the first source operand), which is typically a register 'Wd' with or without an address modifier

The MAC class of DSP instructions can use some of the following operands:

- The accumulator (A or B) to be used (required operand)
- The W registers to be used as the two operands
- · The X and Y address space prefetch operations
- The X and Y address space prefetch destinations
- · The accumulator write back destination

The other DSP instructions do not involve any multiplication and can include:

- The accumulator to be used (required)
- The source or destination operand (designated as Wso or Wdo, respectively) with or without an address modifier
- The amount of shift specified by a W register 'Wn' or a literal value

The control instructions can use some of the following operands:

- A program memory address
- The mode of the table read and table write instructions

Most instructions are a single word. Certain doubleword instructions are designed to provide all the required information in these 48 bits. In the second word, the 8 MSbs are '0's. If this second word is executed as an instruction (by itself), it executes as a NOP.

The double-word instructions execute in two instruction cycles.

Most single-word instructions are executed in a single instruction cycle, unless a conditional test is true, or the program counter is changed as a result of the instruction, or a PSV or table read is performed. In these cases, the execution takes multiple instruction cycles with the additional instruction cycle(s) executed as a NOP. Certain instructions that involve skipping over the subsequent instruction require either two or three cycles if the skip is performed, depending on whether the instruction being skipped is a single-word or two-word instruction. Moreover, double-word moves require two cycles.

Note: For more details on the instruction set, refer to the *"16-bit MCU and DSC Programmer's Reference Manual"* (DS70157).

Means literal defined by "text"
Means "content of text"
Means "the location addressed by text"
Optional field or operation
a is selected from the set of values b, c, d
Register bit field
Byte mode selection
Double-Word mode selection
Shadow register select
Word mode selection (default)
One of two accumulators {A, B}
Accumulator write back destination address register ∈ {W13, [W13]+ = 2}
4-bit bit selection field (used in word addressed instructions) $\in \{015\}$
MCU Status bits: Carry, Digit Carry, Negative, Overflow, Sticky Zero
Absolute address, label or expression (resolved by the linker)
File register address ∈ {0x00000x1FFF}
1-bit unsigned literal ∈ {0,1}
4-bit unsigned literal ∈ {015}
5-bit unsigned literal ∈ {031}
8-bit unsigned literal ∈ {0255}
10-bit unsigned literal \in {0255} for Byte mode, {0:1023} for Word mode
14-bit unsigned literal ∈ {016384}
16-bit unsigned literal ∈ {065535}
23-bit unsigned literal ∈ {08388608}; LSb must be '0'
Field does not require an entry, can be blank
DSP Status bits: ACCA Overflow, ACCB Overflow, ACCA Saturate, ACCB Saturate
Program Counter
10-bit signed literal ∈ {-512511}
16-bit signed literal ∈ {-3276832767}
6-bit signed literal ∈ {-1616}
Base W register ∈ {W0W15}
Destination W register ∈ { Wd, [Wd], [Wd++], [Wd], [++Wd], [Wd] }
Destination W register ∈ { Wnd, [Wnd], [Wnd++], [Wnd], [++Wnd], [Wnd], [Wnd+Wb] }
Dividend, Divisor working register pair (direct addressing)

TABLE 28-1: SYMBOLS USED IN OPCODE DESCRIPTIONS

Field	Description
Wm*Wm	Multiplicand and Multiplier working register pair for Square instructions \in {W4 * W4,W5 * W5,W6 * W6,W7 * W7}
Wm*Wn	Multiplicand and Multiplier working register pair for DSP instructions \in {W4 * W5,W4 * W6,W4 * W7,W5 * W6,W5 * W7,W6 * W7}
Wn	One of 16 working registers ∈ {W0W15}
Wnd	One of 16 destination working registers ∈ {W0W15}
Wns	One of 16 source working registers ∈ {W0W15}
WREG	W0 (working register used in file register instructions)
Ws	Source W register ∈ { Ws, [Ws], [Ws++], [Ws], [++Ws], [Ws] }
Wso	Source W register ∈ { Wns, [Wns], [Wns++], [Wns], [++Wns], [Wns], [Wns+Wb] }
Wx	X data space prefetch address register for DSP instructions ∈ {[W8] + = 6, [W8] + = 4, [W8] + = 2, [W8], [W8] - = 6, [W8] - = 4, [W8] - = 2, [W9] + = 6, [W9] + = 4, [W9] + = 2, [W9], [W9] - = 6, [W9] - = 4, [W9] - = 2, [W9 + W12], none}
Wxd	X data space prefetch destination register for DSP instructions ∈ {W4W7}
Wy	Y data space prefetch address register for DSP instructions ∈ {[W10] + = 6, [W10] + = 4, [W10] + = 2, [W10], [W10] - = 6, [W10] - = 4, [W10] - = 2, [W11] + = 6, [W11] + = 4, [W11] + = 2, [W11], [W11] - = 6, [W11] - = 4, [W11] - = 2, [W11 + W12], none}
Wyd	Y data space prefetch destination register for DSP instructions ∈ {W4W7}

TABLE 28-1: SYMBOLS USED IN OPCODE DESCRIPTIONS (CONTINUE)
--

^{© 2011-2012} Microchip Technology Inc.

Base Instr #	Assembly Mnemonic		Assembly Syntax	Description	# of Words	# of Cycles	Status Flags Affected
1	ADD	ADD	Acc ⁽¹⁾	Add Accumulators	1	1	OA,OB,SA,S B
		ADD	f	f = f + WREG	1	1	C,DC,N,OV,Z
		ADD	f,WREG	WREG = f + WREG	1	1	C,DC,N,OV,Z
		ADD	#lit10,Wn	Wd = lit10 + Wd	1	1	C,DC,N,OV,Z
		ADD	Wb,Ws,Wd	Wd = Wb + Ws	1	1	C,DC,N,OV,Z
		ADD	Wb,#lit5,Wd	Wd = Wb + lit5	1	1	C,DC,N,OV,Z
		ADD	Wso,#Slit4,Acc	16-bit Signed Add to Accumulator	1	1	OA,OB,SA,S B
2	ADDC	ADDC	f	f = f + WREG + (C)	1	1	C,DC,N,OV,2
		ADDC	f,WREG	WREG = f + WREG + (C)	1	1	C,DC,N,OV,
		ADDC	#lit10,Wn	Wd = lit10 + Wd + (C)	1	1	C,DC,N,OV,
		ADDC	Wb,Ws,Wd	Wd = Wb + Ws + (C)	1	1	C,DC,N,OV,
		ADDC	Wb,#lit5,Wd	Wd = Wb + lit5 + (C)	1	1	C,DC,N,OV,
3	AND	AND	f	f = f.AND. WREG	1	1	N,Z
		AND	f,WREG	WREG = f .AND. WREG	1	1	N,Z
		AND	#lit10,Wn	Wd = lit10 .AND. Wd	1	1	N,Z
		AND	Wb,Ws,Wd	Wd = Wb .AND. Ws	1	1	N,Z
		AND	Wb,#lit5,Wd	Wd = Wb .AND. lit5	1	1	N,Z
4	ASR	ASR	f	f = Arithmetic Right Shift f	1	1	C,N,OV,Z
		ASR	f,WREG	WREG = Arithmetic Right Shift f	1	1	C,N,OV,Z
		ASR	Ws,Wd	Wd = Arithmetic Right Shift Ws	1	1	C,N,OV,Z
		ASR	Wb,Wns,Wnd	Wnd = Arithmetic Right Shift Wb by Wns	1	1	N,Z
		ASR	Wb,#lit5,Wnd	Wnd = Arithmetic Right Shift Wb by lit5	1	1	N,Z
5	BCLR	BCLR	f,#bit4	Bit Clear f	1	1	None
		BCLR	Ws,#bit4	Bit Clear Ws	1	1	None
6	BRA	BRA	C,Expr	Branch if Carry	1	1 (4)	None
		BRA	GE, Expr	Branch if greater than or equal	1	1 (4)	None
		BRA	GEU, Expr	Branch if unsigned greater than or equal	1	1 (4)	None
		BRA	GT, Expr	Branch if greater than	1	1 (4)	None
		BRA	GTU, Expr	Branch if unsigned greater than	1	1 (4)	None
		BRA	LE, Expr	Branch if less than or equal	1	1 (4)	None
		BRA	LEU, Expr	Branch if unsigned less than or equal	1	1 (4)	None
		BRA	LT, Expr	Branch if less than	1	1 (4)	None
		BRA	LTU, Expr	Branch if unsigned less than	1	1 (4)	None
		BRA	N,Expr	Branch if Negative	1	1 (4)	None
		BRA	NC, Expr	Branch if Not Carry	1	1 (4)	None
		BRA	NN, Expr	Branch if Not Negative	1	1 (4)	None
		BRA	NOV, Expr	Branch if Not Overflow	1	1 (4)	None
		BRA	NZ,Expr	Branch if Not Zero	1	1 (4)	None
		BRA	OA, Expr(1)	Branch if Accumulator A overflow	1	1 (4)	None
		BRA	OB, Expr(1)	Branch if Accumulator B overflow	1	1 (4)	None
		BRA	OV, Expr(1)	Branch if Overflow	1	1 (4)	None
		BRA	SA, Expr(1)	Branch if Accumulator A saturated	1	1 (4)	None
		BRA	SB, Expr(1)	Branch if Accumulator B saturated	1	1 (4)	None
		BRA	Expr	Branch Unconditionally	1	4	None
		BRA	Z,Expr	Branch if Zero	1	1 (4)	None
		BRA	Wn	Computed Branch	1	4	None
7	BSET	BSET	f,#bit4	Bit Set f	1	1	None
		BSET	Ws,#bit4	Bit Set Ws	1	1	None
3	BSW	BSW.C	Ws,Wb	Write C bit to Ws <wb></wb>	1	1	None
	1						

TABLE 28-2: INSTRUCTION SET OVERVIEW

dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X, AND PIC24EPXXXGP/MC20X

Base Instr #	Assembly Mnemonic		Assembly Syntax	Description	# of Words	# of Cycles	Status Flags Affected
9	BTG	BTG	f,#bit4	Bit Toggle f	1	1	None
		BTG	Ws,#bit4	Bit Toggle Ws	1	1	None
10	BTSC	BTSC	f,#bit4	Bit Test f, Skip if Clear	1	1 (2 or 3)	None
		BTSC	Ws,#bit4	Bit Test Ws, Skip if Clear	1	1 (2 or 3)	None
11	BTSS	BTSS	f,#bit4	Bit Test f, Skip if Set	1	1 (2 or 3)	None
		BTSS	Ws,#bit4	Bit Test Ws, Skip if Set	1	1 (2 or 3)	None
12	BTST	BTST	f,#bit4	Bit Test f	1	1	Z
		BTST.C	Ws,#bit4	Bit Test Ws to C	1	1	С
		BTST.Z	Ws,#bit4	Bit Test Ws to Z	1	1	Z
		BTST.C	Ws,Wb	Bit Test Ws <wb> to C</wb>	1	1	С
		BTST.Z	Ws,Wb	Bit Test Ws <wb> to Z</wb>	1	1	Z
13	BTSTS	BTSTS	f,#bit4	Bit Test then Set f	1	1	Z
		BTSTS.C	Ws,#bit4	Bit Test Ws to C, then Set	1	1	С
		BTSTS.Z	Ws,#bit4	Bit Test Ws to Z, then Set	1	1	Z
14	CALL	CALL	lit23	Call subroutine	2	4	SFA
		CALL	Wn	Call indirect subroutine	1	4	SFA
		CALL.L	Wn	Call indirect subroutine (long address)	1	4	SFA
15	CLR	CLR	f	f = 0x0000	1	1	None
		CLR	WREG	WREG = 0x0000	1	1	None
		CLR	Ws	Ws = 0x0000	1	1	None
		CLR	Acc,Wx,Wxd,Wy,Wyd,AWB ⁽¹⁾	Clear Accumulator	1	1	OA,OB,SA,S B
16	CLRWDT	CLRWDT		Clear Watchdog Timer	1	1	WDTO,Sleep
17	COM	COM	f	f = Ī	1	1	N,Z
		COM	f,WREG	WREG = f	1	1	N,Z
		СОМ	Ws,Wd	$Wd = \overline{Ws}$	1	1	N,Z
18	CP	CP	f	Compare f with WREG	1	1	C,DC,N,OV,Z
		CP	Wb,#lit8	Compare Wb with lit8	1	1	C,DC,N,OV,Z
		CP	Wb,Ws	Compare Wb with Ws (Wb – Ws)	1	1	C,DC,N,OV,Z
19	CPO	CP0	f	Compare f with 0x0000	1	1	C,DC,N,OV,Z
		CP0	Ws	Compare Ws with 0x0000	1	1	C,DC,N,OV,Z
20	CPB	CPB	f	Compare f with WREG, with Borrow	1	1	C,DC,N,OV,Z
		CPB	Wb,#lit8	Compare Wb with lit8, with Borrow	1	1	C,DC,N,OV,Z
		CPB	Wb,Ws	Compare Wb with Ws, with Borrow $(Wb - Ws - \overline{C})$	1	1	C,DC,N,OV,Z
21	CPSEQ	CPSEQ	Wb,Wn	Compare Wb with Wn, skip if =	1	1 (2 or 3)	None
	CPBEQ	CPBEQ	Wb,Wn,Expr	Compare Wb with Wn, branch if =	1	1 (5)	None
22	CPSGT	CPSGT	Wb,Wn	Compare Wb with Wn, skip if >	1	1 (2 or 3)	None
	CPBGT	CPBGT	Wb,Wn,Expr	Compare Wb with Wn, branch if >	1	1 (5)	None
23	CPSLT	CPSLT	Wb,Wn	Compare Wb with Wn, skip if <	1	1 (2 or 3)	None
	CPBLT	CPBLT	Wb,Wn,Expr	Compare Wb with Wn, branch if <	1	1 (5)	None
24	CPSNE	CPSNE	Wb,Wn	Compare Wb with Wn, skip if ≠	1	1 (2 or 3)	None
	CPBNE	CPBNE	Wb,Wn,Expr	Compare Wb with Wn, branch if ≠	1	1 (5)	None

TABLE 28-2: INSTRUCTION SET OVERVIEW (CONTINUED)

Base Instr #	Assembly Mnemonic		Assembly Syntax	Description	# of Words	# of Cycles	Status Flags Affected
25	DAW	DAW	Wn	Wn = decimal adjust Wn	1	1	С
26	DEC	DEC	f	f = f - 1	1	1	C,DC,N,OV,Z
		DEC	f,WREG	WREG = f – 1	1	1	C,DC,N,OV,Z
		DEC	Ws,Wd	Wd = Ws - 1	1	1	C,DC,N,OV,Z
27	DEC2	DEC2	f	f = f - 2	1	1	C,DC,N,OV,Z
		DEC2	f,WREG	WREG = f – 2	1	1	C,DC,N,OV,Z
		DEC2	Ws,Wd	Wd = Ws - 2	1	1	C,DC,N,OV,Z
28	DISI	DISI	#lit14	Disable Interrupts for k instruction cycles	1	1	None
29	DIV	DIV.S	Wm,Wn	Signed 16/16-bit Integer Divide	1	18	N,Z,C,OV
		DIV.SD	Wm,Wn	Signed 32/16-bit Integer Divide	1	18	N,Z,C,OV
		DIV.U	Wm,Wn	Unsigned 16/16-bit Integer Divide	1	18	N,Z,C,OV
		DIV.UD	Wm,Wn	Unsigned 32/16-bit Integer Divide	1	18	N,Z,C,OV
30	DIVF	DIVF	Wm , Wn ⁽¹⁾	Signed 16/16-bit Fractional Divide	1	18	N,Z,C,OV
31	DO	DO	#lit15,Expr(1)	Do code to PC + Expr, lit15 + 1 times	2	2	None
		DO	Wn, Expr(1)	Do code to PC + Expr, (Wn) + 1 times	2	2	None
32	ED	ED	Wm*Wm,Acc,Wx,Wy,Wxd ⁽¹⁾	Euclidean Distance (no accumulate)	1	1	OA,OB,OAB, SA,SB,SAB
33	EDAC	EDAC	Wm*Wm,Acc,Wx,Wy,Wxd ⁽¹⁾	Euclidean Distance	1	1	OA,OB,OAB, SA,SB,SAB
34	EXCH	EXCH	Wns,Wnd	Swap Wns with Wnd	1	1	None
35	FBCL	FBCL	Ws,Wnd	Find Bit Change from Left (MSb) Side	1	1	С
36	FF1L	FF1L	Ws,Wnd	Find First One from Left (MSb) Side	1	1	С
37	FF1R	FF1R	Ws,Wnd	Find First One from Right (LSb) Side	1	1	С
38	GOTO	GOTO	Expr	Go to address	2	4	None
		GOTO	Wn	Go to indirect	1	4	None
		GOTO.L	Wn	Go to indirect (long address)	1	4	None
39	INC	INC	f	f = f + 1	1	1	C,DC,N,OV,Z
		INC	f,WREG	WREG = f + 1	1	1	C,DC,N,OV,Z
		INC	Ws,Wd	Wd = Ws + 1	1	1	C,DC,N,OV,Z
40	INC2	INC2	f	f = f + 2	1	1	C,DC,N,OV,Z
		INC2	f,WREG	WREG = f + 2	1	1	C,DC,N,OV,Z
		INC2	Ws,Wd	Wd = Ws + 2	1	1	C,DC,N,OV,Z
41	IOR	IOR	f	f = f .IOR. WREG	1	1	N,Z
		IOR	f,WREG	WREG = f .IOR. WREG	1	1	N,Z
		IOR	#lit10,Wn	Wd = lit10 .IOR. Wd	1	1	N,Z
		IOR	Wb,Ws,Wd	Wd = Wb .IOR. Ws	1	1	N,Z
		IOR	Wb,#lit5,Wd	Wd = Wb .IOR. lit5	1	1	N,Z
42	LAC	LAC	Wso,#Slit4,Acc	Load Accumulator	1	1	OA,OB,OAB, SA,SB,SAB
43	LNK	LNK	#lit14	Link Frame Pointer	1	1	SFA
44	LSR	LSR	f	f = Logical Right Shift f	1	1	C,N,OV,Z
		LSR	f,WREG	WREG = Logical Right Shift f	1	1	C,N,OV,Z
		LSR	Ws,Wd	Wd = Logical Right Shift Ws	1	1	C,N,OV,Z
		LSR	Wb,Wns,Wnd	Wnd = Logical Right Shift Wb by Wns	1	1	N,Z
		LSR	Wb,#lit5,Wnd	Wnd = Logical Right Shift Wb by lit5	1	1	N,Z
45	MAC	MAC	Wm*Wn,Acc,Wx,Wxd,Wy,Wyd,AWB ⁽¹⁾	Multiply and Accumulate	1	1	OA,OB,OAB, SA,SB,SAB
		MAC	Wm*Wm,Acc,Wx,Wxd,Wy,Wyd(1)	Square and Accumulate	1	1	OA,OB,OAB, SA,SB,SAB

TABLE 28-2: INSTRUCTION SET OVERVIEW (CONTINUED)

Base Instr #	Assembly Mnemonic		Assembly Syntax	Description	# of Words	# of Cycles	Status Flags Affected
46	MOV	MOV	f,Wn	Move f to Wn	1	1	None
		MOV	f	Move f to f	1	1	None
		MOV	f,WREG	Move f to WREG	1	1	None
		MOV	#lit16,Wn	Move 16-bit literal to Wn	1	1	None
		MOV.b	#lit8,Wn	Move 8-bit literal to Wn	1	1	None
		MOV	Wn,f	Move Wn to f	1	1	None
		MOV	Wso,Wdo	Move Ws to Wd	1	1	None
		MOV	WREG, f	Move WREG to f	1	1	None
		MOV.D	Wns,Wd	Move Double from W(ns):W(ns + 1) to Wd	1	2	None
		MOV.D	Ws,Wnd	Move Double from Ws to W(nd + 1):W(nd)	1	2	None
47	MOVPAG	MOVPAG	#lit10,DSRPAG	Move 10-bit literal to DSRPAG	1	1	None
		MOVPAG	#lit9,DSWPAG	Move 9-bit literal to DSWPAG	1	1	None
		MOVPAG	#lit8,TBLPAG	Move 8-bit literal to TBLPAG	1	1	None
		MOVPAGW	Ws, DSRPAG	Move Ws<9:0> to DSRPAG	1	1	None
		MOVPAGW	Ws, DSWPAG	Move Ws<8:0> to DSWPAG	1	1	None
		MOVPAGW	Ws, TBLPAG	Move Ws<7:0> to TBLPAG	1	1	None
48	MOVSAC	MOVSAC	Acc, Wx, Wxd, Wy, Wyd, AWB ⁽¹⁾	Prefetch and store accumulator	1	1	None
49	MPY	MPY	Wm*Wn,Acc,Wx,Wxd,Wy,Wyd ⁽¹⁾	Multiply Wm by Wn to Accumulator	1	1	OA,OB,OAE SA,SB,SAE
		MPY	Wm*Wm,Acc,Wx,Wxd,Wy,Wyd ⁽¹⁾	Square Wm to Accumulator	1	1	OA,OB,OAE SA,SB,SAE
50	MPY.N	MPY.N	Wm*Wn,Acc,Wx,Wxd,Wy,Wyd ⁽¹⁾	-(Multiply Wm by Wn) to Accumulator	1	1	None
51	MSC	MSC	Wm*Wm, Acc, Wx, Wxd, Wy, Wyd, AWB ⁽¹⁾	Multiply and Subtract from Accumulator	1	1	OA,OB,OAE SA,SB,SAE
52	MUL	MUL.SS	Wb,Ws,Wnd	{Wnd + 1, Wnd} = signed(Wb) * signed(Ws)	1	1	None
		MUL.SS	Wb,Ws,Acc(1)	Accumulator = signed(Wb) * signed(Ws)	1	1	None
		MUL.SU	Wb,Ws,Wnd	{Wnd + 1, Wnd} = signed(Wb) * unsigned(Ws)	1	1	None
		MUL.SU	Wb,Ws,Acc ⁽¹⁾	Accumulator = signed(Wb) * unsigned(Ws)	1	1	None
		MUL.SU	Wb,#lit5,Acc ⁽¹⁾	Accumulator = signed(Wb) * unsigned(lit5)	1	1	None
		MUL.US	Wb,Ws,Wnd	{Wnd + 1, Wnd} = unsigned(Wb) * signed(Ws)	1	1	None
		MUL.US	Wb,Ws,Acc(1)	Accumulator = unsigned(Wb) * signed(Ws)	1	1	None
		MUL.UU	Wb,Ws,Wnd	{Wnd + 1, Wnd} = unsigned(Wb) * unsigned(Ws)	1	1	None
		MUL.UU	Wb,#lit5,Acc ⁽¹⁾	Accumulator = unsigned(Wb) * unsigned(lit5)	1	1	None
		MUL.UU	Wb,Ws,Acc ⁽¹⁾	Accumulator = unsigned(Wb) * unsigned(Ws)	1	1	None
		MULW.SS	Wb,Ws,Wnd	Wnd = signed(Wb) * signed(Ws)	1	1	None
		MULW.SU	Wb,Ws,Wnd	Wnd = signed(Wb) * unsigned(Ws)	1	1	None
		MULW.US	Wb,Ws,Wnd	Wnd = unsigned(Wb) * signed(Ws)	1	1	None
		MULW.UU	Wb,Ws,Wnd	Wnd = unsigned(Wb) * unsigned(Ws)	1	1	None
		MUL.SU	Wb,#lit5,Wnd	{Wnd + 1, Wnd} = signed(Wb) * unsigned(lit5)	1	1	None
		MUL.SU	Wb,#lit5,Wnd	Wnd = signed(Wb) * unsigned(lit5)	1	1	None
		MUL.UU	Wb,#lit5,Wnd	{Wnd + 1, Wnd} = unsigned(Wb) * unsigned(lit5)	1	1	None
		MUL.UU	Wb,#lit5,Wnd	Wnd = unsigned(Wb) * unsigned(lit5)	1	1	None
		MUL	f	W3:W2 = f * WREG	1	1	None

TABLE 28-2: **INSTRUCTION SET OVERVIEW (CONTINUED)**

© 2011-2012 Microchip Technology Inc.

Base Instr #	Assembly Mnemonic		Assembly Syntax	Description	# of Words	# of Cycles	Status Flags Affected
53	NEG	NEG	Acc(1)	Negate Accumulator	1	1	OA,OB,OAB, SA,SB,SAB
		NEG	f	$f = \overline{f} + 1$	1	1	C,DC,N,OV,Z
		NEG	f,WREG	WREG = \overline{f} + 1	1	1	C,DC,N,OV,Z
		NEG	Ws,Wd	$Wd = \overline{Ws} + 1$	1	1	C,DC,N,OV,Z
54	NOP	NOP		No Operation	1	1	None
		NOPR		No Operation	1	1	None
55	POP	POP	f	Pop f from Top-of-Stack (TOS)	1	1	None
		POP	Wdo	Pop from Top-of-Stack (TOS) to Wdo	1	1	None
		POP.D	Wnd	Pop from Top-of-Stack (TOS) to W(nd):W(nd + 1)	1	2	None
		POP.S		Pop Shadow Registers	1	1	All
56	PUSH	PUSH	f	Push f to Top-of-Stack (TOS)	1	1	None
		PUSH	Wso	Push Wso to Top-of-Stack (TOS)	1	1	None
		PUSH.D	Wns	Push W(ns):W(ns + 1) to Top-of-Stack (TOS)	1	2	None
		PUSH.S		Push Shadow Registers	1	1	None
57	PWRSAV	PWRSAV	#lit1	Go into Sleep or Idle mode	1	1	WDTO,Sleep
58	RCALL	RCALL	Expr	Relative Call	1	4	SFA
		RCALL	Wn	Computed Call	1	4	SFA
59	REPEAT	REPEAT	#lit15	Repeat Next Instruction lit15 + 1 times	1	1	None
		REPEAT	Wn	Repeat Next Instruction (Wn) + 1 times	1	1	None
60	RESET	RESET		Software device Reset	1	1	None
61	RETFIE	RETFIE		Return from interrupt	1	6 (5)	SFA
62	RETLW	RETLW	#lit10,Wn	Return with literal in Wn	1	6 (5)	SFA
63	RETURN	RETURN		Return from Subroutine	1	6 (5)	SFA
64	RLC	RLC	f	f = Rotate Left through Carry f	1	1	C,N,Z
		RLC	f,WREG	WREG = Rotate Left through Carry f	1	1	C,N,Z
		RLC	Ws,Wd	Wd = Rotate Left through Carry Ws	1	1	C,N,Z
65	RLNC	RLNC	f	f = Rotate Left (No Carry) f	1	1	N,Z
		RLNC	f,WREG	WREG = Rotate Left (No Carry) f	1	1	N,Z
		RLNC	Ws,Wd	Wd = Rotate Left (No Carry) Ws	1	1	N,Z
66	RRC	RRC	f	f = Rotate Right through Carry f	1	1	C,N,Z
		RRC	f,WREG	WREG = Rotate Right through Carry f	1	1	C,N,Z
07		RRC	Ws,Wd	Wd = Rotate Right through Carry Ws	1	1	C,N,Z
67	RRNC	RRNC	f	f = Rotate Right (No Carry) f	1	1	N,Z
		RRNC	f,WREG	WREG = Rotate Right (No Carry) f	1	1	N,Z
~~		RRNC	Ws,Wd	Wd = Rotate Right (No Carry) Ws	1	1	N,Z
68	SAC	SAC	Acc, #Slit4, Wdo ⁽¹⁾	Store Accumulator	1	1	None
~~		SAC.R	Acc,#Slit4,Wdo ⁽¹⁾	Store Rounded Accumulator	1	1	None
69 70	SE	SE	Ws,Wnd	Wnd = sign-extended Ws	1	1	C,N,Z
70	SETM	SETM	f	f = 0xFFFF	1	1	None
		SETM	WREG	WREG = 0xFFFF	1	1	None
71	SFTAC	SETM	Ws Acc, Wn ⁽¹⁾	Ws = 0xFFF Arithmetic Shift Accumulator by (Wn)	1	1 1	None OA,OB,OAB, SA,SB,SAB
		SFTAC	Acc,#Slit6 ⁽¹⁾	Arithmetic Shift Accumulator by Slit6	1	1	OA,OB,OAB, SA,SB,SAB

TABLE 28-2: INSTRUCTION SET OVERVIEW (CONTINUED)

Base Instr #	Assembly Mnemonic		Assembly Syntax	Description	# of Words	# of Cycles	Status Flags Affected
72	SL	SL	f	f = Left Shift f	1	1	C,N,OV,Z
		SL	f,WREG	WREG = Left Shift f	1	1	C,N,OV,Z
		SL	Ws,Wd	Wd = Left Shift Ws	1	1	C,N,OV,Z
		SL	Wb,Wns,Wnd	Wnd = Left Shift Wb by Wns	1	1	N,Z
		SL	Wb,#lit5,Wnd	Wnd = Left Shift Wb by lit5	1	1	N,Z
73	SUB	SUB	_{ACC} (1)	Subtract Accumulators	1	1	OA,OB,OAB, SA,SB,SAB
		SUB	f	f = f – WREG	1	1	C,DC,N,OV,Z
		SUB	f,WREG	WREG = f – WREG	1	1	C,DC,N,OV,Z
		SUB	#lit10,Wn	Wn = Wn – lit10	1	1	C,DC,N,OV,Z
		SUB	Wb,Ws,Wd	Wd = Wb – Ws	1	1	C,DC,N,OV,Z
		SUB	Wb,#lit5,Wd	Wd = Wb – lit5	1	1	C,DC,N,OV,Z
74	SUBB	SUBB	f	$f = f - WREG - (\overline{C})$	1	1	C,DC,N,OV,Z
		SUBB	f,WREG	WREG = $f - WREG - (\overline{C})$	1	1	C,DC,N,OV,Z
		SUBB	#lit10,Wn	$Wn = Wn - lit10 - (\overline{C})$	1	1	C,DC,N,OV,Z
		SUBB	Wb,Ws,Wd	$Wd = Wb - Ws - (\overline{C})$	1	1	C,DC,N,OV,Z
		SUBB	Wb,#lit5,Wd	$Wd = Wb - lit5 - (\overline{C})$	1	1	C,DC,N,OV,Z
75	SUBR	SUBR	f	f = WREG – f	1	1	C,DC,N,OV,Z
		SUBR	f,WREG	WREG = WREG – f	1	1	C,DC,N,OV,Z
		SUBR	Wb,Ws,Wd	Wd = Ws – Wb	1	1	C,DC,N,OV,Z
		SUBR	Wb,#lit5,Wd	Wd = lit5 – Wb	1	1	C,DC,N,OV,Z
76	SUBBR	SUBBR	f	$f = WREG - f - (\overline{C})$	1	1	C,DC,N,OV,Z
		SUBBR	f,WREG	WREG = WREG – f – (\overline{C})	1	1	C,DC,N,OV,Z
		SUBBR	Wb,Ws,Wd	$Wd = Ws - Wb - (\overline{C})$	1	1	C,DC,N,OV,Z
		SUBBR	Wb,#lit5,Wd	$Wd = lit5 - Wb - (\overline{C})$	1	1	C,DC,N,OV,Z
77	SWAP	SWAP.b	Wn	Wn = nibble swap Wn	1	1	None
		SWAP	Wn	Wn = byte swap Wn	1	1	None
78	TBLRDH	TBLRDH	Ws,Wd	Read Prog<23:16> to Wd<7:0>	1	5	None
79	TBLRDL	TBLRDL	Ws,Wd	Read Prog<15:0> to Wd	1	5	None
80	TBLWTH	TBLWTH	Ws,Wd	Write Ws<7:0> to Prog<23:16>	1	2	None
81	TBLWTL	TBLWTL	Ws,Wd	Write Ws to Prog<15:0>	1	2	None
82	ULNK	ULNK		Unlink Frame Pointer	1	1	SFA
83	XOR	XOR	f	f = f .XOR. WREG	1	1	N,Z
		XOR	f,WREG	WREG = f .XOR. WREG	1	1	N,Z
		XOR	#lit10,Wn	Wd = lit10 .XOR. Wd	1	1	N,Z
		XOR	Wb,Ws,Wd	Wd = Wb .XOR. Ws	1	1	N,Z
		XOR	Wb,#lit5,Wd	Wd = Wb .XOR. lit5	1	1	N,Z
84	ZE	ZE	Ws,Wnd	Wnd = Zero-extend Ws	1	1	C,Z,N

TABLE 28-2: INSTRUCTION SET OVERVIEW (CONTINUED)

NOTES:

29.0 DEVELOPMENT SUPPORT

The PIC[®] microcontrollers and dsPIC[®] digital signal controllers are supported with a full range of software and hardware development tools:

- Integrated Development Environment
- MPLAB[®] IDE Software
- Compilers/Assemblers/Linkers
 - MPLAB C Compiler for Various Device Families
 - HI-TECH C[®] for Various Device Families
 - MPASM[™] Assembler
 - MPLINK[™] Object Linker/ MPLIB[™] Object Librarian
 - MPLAB Assembler/Linker/Librarian for Various Device Families
- · Simulators
 - MPLAB SIM Software Simulator
- Emulators
 - MPLAB REAL ICE™ In-Circuit Emulator
- In-Circuit Debuggers
 - MPLAB ICD 3
 - PICkit™ 3 Debug Express
- Device Programmers
 - PICkit[™] 2 Programmer
 - MPLAB PM3 Device Programmer
- Low-Cost Demonstration/Development Boards, Evaluation Kits, and Starter Kits

29.1 MPLAB Integrated Development Environment Software

The MPLAB IDE software brings an ease of software development previously unseen in the 8/16/32-bit microcontroller market. The MPLAB IDE is a Windows[®] operating system-based application that contains:

- A single graphical interface to all debugging tools
 - Simulator
 - Programmer (sold separately)
 - In-Circuit Emulator (sold separately)
 - In-Circuit Debugger (sold separately)
- · A full-featured editor with color-coded context
- A multiple project manager
- Customizable data windows with direct edit of contents
- · High-level source code debugging
- · Mouse over variable inspection
- Drag and drop variables from source to watch windows
- · Extensive on-line help
- Integration of select third party tools, such as IAR C Compilers

The MPLAB IDE allows you to:

- Edit your source files (either C or assembly)
- One-touch compile or assemble, and download to emulator and simulator tools (automatically updates all project information)
- · Debug using:
 - Source files (C or assembly)
 - Mixed C and assembly
 - Machine code

MPLAB IDE supports multiple debugging tools in a single development paradigm, from the cost-effective simulators, through low-cost in-circuit debuggers, to full-featured emulators. This eliminates the learning curve when upgrading to tools with increased flexibility and power.

29.2 MPLAB C Compilers for Various Device Families

The MPLAB C Compiler code development systems are complete ANSI C compilers for Microchip's PIC18, PIC24 and PIC32 families of microcontrollers and the dsPIC30 and dsPIC33 families of digital signal controllers. These compilers provide powerful integration capabilities, superior code optimization and ease of use.

For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger.

29.3 HI-TECH C for Various Device Families

The HI-TECH C Compiler code development systems are complete ANSI C compilers for Microchip's PIC family of microcontrollers and the dsPIC family of digital signal controllers. These compilers provide powerful integration capabilities, omniscient code generation and ease of use.

For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger.

The compilers include a macro assembler, linker, preprocessor, and one-step driver, and can run on multiple platforms.

29.4 MPASM Assembler

The MPASM Assembler is a full-featured, universal macro assembler for PIC10/12/16/18 MCUs.

The MPASM Assembler generates relocatable object files for the MPLINK Object Linker, Intel[®] standard HEX files, MAP files to detail memory usage and symbol reference, absolute LST files that contain source lines and generated machine code and COFF files for debugging.

The MPASM Assembler features include:

- · Integration into MPLAB IDE projects
- User-defined macros to streamline assembly code
- Conditional assembly for multi-purpose source files
- Directives that allow complete control over the assembly process

29.5 MPLINK Object Linker/ MPLIB Object Librarian

The MPLINK Object Linker combines relocatable objects created by the MPASM Assembler and the MPLAB C18 C Compiler. It can link relocatable objects from precompiled libraries, using directives from a linker script.

The MPLIB Object Librarian manages the creation and modification of library files of precompiled code. When a routine from a library is called from a source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications.

The object linker/library features include:

- Efficient linking of single libraries instead of many smaller files
- Enhanced code maintainability by grouping related modules together
- Flexible creation of libraries with easy module listing, replacement, deletion and extraction

29.6 MPLAB Assembler, Linker and Librarian for Various Device Families

MPLAB Assembler produces relocatable machine code from symbolic assembly language for PIC24, PIC32 and dsPIC devices. MPLAB C Compiler uses the assembler to produce its object file. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. Notable features of the assembler include:

- · Support for the entire device instruction set
- · Support for fixed-point and floating-point data
- Command line interface
- · Rich directive set
- · Flexible macro language
- · MPLAB IDE compatibility

29.7 MPLAB SIM Software Simulator

The MPLAB SIM Software Simulator allows code development in a PC-hosted environment by simulating the PIC MCUs and dsPIC[®] DSCs on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a comprehensive stimulus controller. Registers can be logged to files for further run-time analysis. The trace buffer and logic analyzer display extend the power of the simulator to record and track program execution, actions on I/O, most peripherals and internal registers.

The MPLAB SIM Software Simulator fully supports symbolic debugging using the MPLAB C Compilers, and the MPASM and MPLAB Assemblers. The software simulator offers the flexibility to develop and debug code outside of the hardware laboratory environment, making it an excellent, economical software development tool.

29.8 MPLAB REAL ICE In-Circuit Emulator System

MPLAB REAL ICE In-Circuit Emulator System is Microchip's next generation high-speed emulator for Microchip Flash DSC and MCU devices. It debugs and programs PIC[®] Flash MCUs and dsPIC[®] Flash DSCs with the easy-to-use, powerful graphical user interface of the MPLAB Integrated Development Environment (IDE), included with each kit.

The emulator is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with either a connector compatible with incircuit debugger systems (RJ11) or with the new high-speed, noise tolerant, Low-Voltage Differential Signal (LVDS) interconnection (CAT5).

The emulator is field upgradable through future firmware downloads in MPLAB IDE. In upcoming releases of MPLAB IDE, new devices will be supported, and new features will be added. MPLAB REAL ICE offers significant advantages over competitive emulators including low-cost, full-speed emulation, run-time variable watches, trace analysis, complex breakpoints, a ruggedized probe interface and long (up to three meters) interconnection cables.

29.9 MPLAB ICD 3 In-Circuit Debugger System

MPLAB ICD 3 In-Circuit Debugger System is Microchip's most cost effective high-speed hardware debugger/programmer for Microchip Flash Digital Signal Controller (DSC) and microcontroller (MCU) devices. It debugs and programs PIC[®] Flash microcontrollers and dsPIC[®] DSCs with the powerful, yet easyto-use graphical user interface of MPLAB Integrated Development Environment (IDE).

The MPLAB ICD 3 In-Circuit Debugger probe is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with a connector compatible with the MPLAB ICD 2 or MPLAB REAL ICE systems (RJ-11). MPLAB ICD 3 supports all MPLAB ICD 2 headers.

29.10 PICkit 3 In-Circuit Debugger/ Programmer and PICkit 3 Debug Express

The MPLAB PICkit 3 allows debugging and programming of PIC[®] and dsPIC[®] Flash microcontrollers at a most affordable price point using the powerful graphical user interface of the MPLAB Integrated Development Environment (IDE). The MPLAB PICkit 3 is connected to the design engineer's PC using a full speed USB interface and can be connected to the target via an Microchip debug (RJ-11) connector (compatible with MPLAB ICD 3 and MPLAB REAL ICE). The connector uses two device I/O pins and the reset line to implement in-circuit debugging and In-Circuit Serial Programming[™].

The PICkit 3 Debug Express include the PICkit 3, demo board and microcontroller, hookup cables and CDROM with user's guide, lessons, tutorial, compiler and MPLAB IDE software.

29.11 PICkit 2 Development Programmer/Debugger and PICkit 2 Debug Express

The PICkit[™] 2 Development Programmer/Debugger is a low-cost development tool with an easy to use interface for programming and debugging Microchip's Flash families of microcontrollers. The full featured Windows® programming interface supports baseline (PIC10F, PIC12F5xx, PIC16F5xx), midrange (PIC12F6xx, PIC16F), PIC18F, PIC24, dsPIC30, dsPIC33, and PIC32 families of 8-bit, 16-bit, and 32-bit microcontrollers, and many Microchip Serial EEPROM products. With Microchip's powerful MPLAB Integrated Development Environment (IDE) the PICkit[™] 2 enables in-circuit debugging on most PIC[®] microcontrollers. In-Circuit-Debugging runs, halts and single steps the program while the PIC microcontroller is embedded in the application. When halted at a breakpoint, the file registers can be examined and modified.

The PICkit 2 Debug Express include the PICkit 2, demo board and microcontroller, hookup cables and CDROM with user's guide, lessons, tutorial, compiler and MPLAB IDE software.

29.12 MPLAB PM3 Device Programmer

The MPLAB PM3 Device Programmer is a universal, CE compliant device programmer with programmable voltage verification at VDDMIN and VDDMAX for maximum reliability. It features a large LCD display (128 x 64) for menus and error messages and a modular, detachable socket assembly to support various package types. The ICSP™ cable assembly is included as a standard item. In Stand-Alone mode, the MPLAB PM3 Device Programmer can read, verify and program PIC devices without a PC connection. It can also set code protection in this mode. The MPLAB PM3 connects to the host PC via an RS-232 or USB cable. The MPLAB PM3 has high-speed communications and optimized algorithms for quick programming of large memory devices and incorporates an MMC card for file storage and data applications.

29.13 Demonstration/Development Boards, Evaluation Kits, and Starter Kits

A wide variety of demonstration, development and evaluation boards for various PIC MCUs and dsPIC DSCs allows quick application development on fully functional systems. Most boards include prototyping areas for adding custom circuitry and provide application firmware and source code for examination and modification.

The boards support a variety of features, including LEDs, temperature sensors, switches, speakers, RS-232 interfaces, LCD displays, potentiometers and additional EEPROM memory.

The demonstration and development boards can be used in teaching environments, for prototyping custom circuits and for learning about various microcontroller applications.

In addition to the PICDEM[™] and dsPICDEM[™] demonstration/development board series of circuits, Microchip has a line of evaluation kits and demonstration software for analog filter design, KEELOQ[®] security ICs, CAN, IrDA[®], PowerSmart battery management, SEEVAL[®] evaluation system, Sigma-Delta ADC, flow rate sensing, plus many more.

Also available are starter kits that contain everything needed to experience the specified device. This usually includes a single application and debug capability, all on one board.

Check the Microchip web page (www.microchip.com) for the complete list of demonstration, development and evaluation kits.

30.0 ELECTRICAL CHARACTERISTICS

This section provides an overview of dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X, and PIC24EPXXXGP/ MC20X electrical characteristics. Additional information will be provided in future revisions of this document as it becomes available.

Absolute maximum ratings for the dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X, and PIC24EPXXXGP/MC20X family are listed below. Exposure to these maximum rating conditions for extended periods may affect device reliability. Functional operation of the device at these or any other conditions above the parameters indicated in the operation listings of this specification is not implied.

Absolute Maximum Ratings⁽¹⁾

Ambient temperature under bias	40°C to +125°C
Storage temperature	65°C to +150°C
Voltage on VDD with respect to Vss	-0.3V to +4.0V
Voltage on any pin that is not 5V tolerant, with respect to Vss ⁽³⁾	0.3V to (VDD + 0.3V)
Voltage on any 5V tolerant pin with respect to Vss when VDD $\geq 3.0V^{(3)}$	-0.3V to +5.5V
Voltage on any 5V tolerant pin with respect to Vss when $VDD < 3.0V^{(3)}$	-0.3V to 3.6V
Maximum current out of Vss pin	
Maximum current into Vod pin ⁽²⁾	
Maximum current sunk/sourced by any 4x I/O pin	
Maximum current sunk/sourced by any 8x I/O pin	
Maximum current sunk by all ports ^(2,4)	200 mA

- **Note 1:** Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.
 - 2: Maximum allowable current is a function of device maximum power dissipation (see Table 30-2).
 - 3: See the "Pin Diagrams" section for the 5V tolerant pins.
 - 4: Exceptions are: dsPIC33EPXXXGP502, dsPIC33EPXXXMC202/502, and PIC24EPXXXGP/MC202 devices, which have a maximum sink/source capability of 130 mA.

^{© 2011-2012} Microchip Technology Inc.

30.1 DC Characteristics

TABLE 30-1: OPERATING MIPS VS. VOLTAGE

			Maximum MIPS
Characteristic	VDD Range (in Volts)	Temp Range (in °C)	dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X, and PIC24EPXXXGP/MC20X
—	2.95V to 3.6V ⁽¹⁾	-40°C to +85°C	70
	2.95V to 3.6V ⁽¹⁾	-40°C to +125°C	60

Note 1: Device is functional at VBORMIN < VDD < VDDMIN. Analog modules: ADC, Op amp/Comparator, and Comparator voltage reference will have degraded performance. Device functionality is tested but not characterized. Refer to parameter BO10 in Table 30-12 for the minimum and maximum BOR values.

TABLE 30-2: THERMAL OPERATING CONDITIONS

Rating	Symbol	Min.	Тур.	Max.	Unit
Industrial Temperature Devices					
Operating Junction Temperature Range	TJ	-40	_	+125	°C
Operating Ambient Temperature Range	TA	-40	_	+85	°C
Extended Temperature Devices					
Operating Junction Temperature Range	TJ	-40	_	+140	°C
Operating Ambient Temperature Range	TA	-40	_	+125	°C
Power Dissipation: Internal chip power dissipation: $PINT = VDD x (IDD - \Sigma IOH)$	PD	PINT + PI/0			W
I/O Pin Power Dissipation: I/O = Σ ({VDD - VOH} x IOH) + Σ (VOL x IOL)					
Maximum Allowed Power Dissipation	PDMAX	(TJ — TA)/θJ	IA	W

TABLE 30-3: THERMAL PACKAGING CHARACTERISTICS

Characteristic	Symbol	Тур.	Max.	Unit	Notes
Package Thermal Resistance, 64-Pin QFN	θja	28.0		°C/W	1
Package Thermal Resistance, 64-Pin TQFP 10x10 mm	θја	48.3	_	°C/W	1
Package Thermal Resistance, 44-Pin QFN	θја	29.0	_	°C/W	1
Package Thermal Resistance, 44-Pin TQFP 10x10 mm	θја	49.8	_	°C/W	1
Package Thermal Resistance, 44-Pin VTLA 6x6 mm	θја	25.2	_	°C/W	1
Package Thermal Resistance, 36-Pin VTLA 5x5 mm	θја	28.5	_	°C/W	1
Package Thermal Resistance, 28-Pin QFN-S	θја	30.0	_	°C/W	1
Package Thermal Resistance, 28-Pin SSOP	θја	71.0	_	°C/W	1
Package Thermal Resistance, 28-Pin SOIC	θја	69.7	_	°C/W	1
Package Thermal Resistance, 28-Pin SPDIP	θја	60.0		°C/W	1

Note 1: Junction to ambient thermal resistance, Theta-JA (θ JA) numbers are achieved by package simulations.

TABLE 30-4:	DC TEMPERATURE AND VOLTAGE SPECIFICATIONS
-------------	---

DC CHARACTERISTICS			$\begin{array}{llllllllllllllllllllllllllllllllllll$					
Param No.	Symbol	Characteristic	Min.	Тур. ⁽¹⁾	Max.	Units	Conditions	
Operati	ng Voltag	e						
DC10	Vdd	Supply Voltage ⁽³⁾	3.0	_	3.6	V	_	
DC12	Vdr	RAM Data Retention Voltage ⁽²⁾	1.8	_	—	V	_	
DC16	VPOR	VDD Start Voltage to ensure internal Power-on Reset signal	_	_	Vss	V	_	
DC17	SVDD	VDD Rise Rate to ensure internal Power-on Reset signal	0.03	—	—	V/ms	0V-1V in 100 ms	

Note 1: Data in "Typical" column is at 3.3V, 25°C unless otherwise stated.

2: This is the limit to which VDD may be lowered without losing RAM data.

3: Device is functional at VBORMIN < VDD < VDDMIN. Analog modules: ADC, Op amp/Comparator, and Comparator voltage reference will have degraded performance. Device functionality is tested but not characterized. Refer to parameter BO10 in Table 30-12 for the minimum and maximum BOR values.

TABLE 30-5: FILTER CAPACITOR (CEFC) SPECIFICATIONS

Standard Operating Conditions (unless otherwise stated): Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended											
Param No.	Symbol Characteristics Min Ivn Max Units Comments										
	Cefc	Capacitor must have a low series resistance (< 1 ohm)									

Note 1: Typical VCAP voltage = 1.8 volts when VDD \ge VDDMIN.

^{© 2011-2012} Microchip Technology Inc.

DC CHARACTI	ERISTICS		$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$						
Parameter No.	Тур.	Max.	Units	its Conditions					
Operating Cur	rent (IDD)								
DC20d	9	15	mA	-40°C					
DC20a	9	15	mA	+25°C	- 3.3V	10 MIPS			
DC20b	9	15	mA	+85°C	3.3V	10 101195			
DC20c	9	15	mA	+125°C	7				
DC22d	16	25	mA	-40°C					
DC22a	16	25	mA	+25°C	- 3.3V	20 MIPS			
DC22b	16	25	mA	+85°C	3.3V	20 1011-3			
DC22c	16	25	mA	+125°C					
DC24d	27	35	mA	-40°C					
DC24a	27	35	mA	+25°C	3.3V	40 MIPS			
DC24b	27	35	mA	+85°C	3.3V	40 WIPS			
DC24c	27	35	mA	+125°C					
DC25d	36	55	mA	-40°C					
DC25a	36	55	mA	+25°C	3.3V	60 MIPS			
DC25b	36	55	mA	+85°C	3.3V	00 101175			
DC25c	36	55	mA	+125°C]				
DC26d	41	60	mA	-40°C					
DC26a	41	60	mA	+25°C	3.3V	70 MIPS			
DC26b	41	60	mA	+85°C					

TABLE 30-6: DC CHARACTERISTICS: OPERATING CURRENT (IDD)

Note 1: IDD is primarily a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption. The test conditions for all IDD measurements are as follows:

• Oscillator is configured in EC mode with PLL, OSC1 is driven with external square wave from rail-to-rail (EC clock overshoot/undershoot < 250 mV required)

- · CLKO is configured as an I/O input pin in the Configuration word
- All I/O pins are configured as inputs and pulled to Vss
- MCLR = VDD, WDT and FSCM are disabled
- CPU, SRAM, program memory and data memory are operational
- No peripheral modules are operating; however, every peripheral is being clocked (all PMDx bits are zeroed)
- CPU executing while(1) statement
- · JTAG disabled

DC CHARACTE	ERISTICS		(unless oth		s: 3.0V to 3.6V \leq TA \leq + 85°C for Ir \leq TA \leq +125°C for E				
Parameter No.	Тур.	Max.	Units	Conditions					
Idle Current (III	DLE) ⁽¹⁾								
DC40d	3	5	mA	-40°C					
DC40a	3	5	mA	+25°C		10 MIPS			
DC40b	3	5	mA	+85°C	3.3V	10 1011-5			
DC40c	3	5	mA	+125°C					
DC42d	6	10	mA	-40°C					
DC42a	6	10	mA	+25°C	3.3V	20 MIPS			
DC42b	6	10	mA	+85°C	5.5 V	20 1011 3			
DC42c	6	10	mA	+125°C					
DC44d	11	18	mA	-40°C					
DC44a	11	18	mA	+25°C	- 3.3V	40 MIPS			
DC44b	11	18	mA	+85°C	5.5 V	40 1011 3			
DC44c	11	18	mA	+125°C					
DC45d	17	27	mA	-40°C					
DC45a	17	27	mA	+25°C	3.3V	60 MIPS			
DC45b	17	27	mA	+85°C	5.5 V				
DC45c	17	27	mA	+125°C]				
DC46d	20	35	mA	-40°C					
DC46a	20	35	mA	+25°C	3.3V	70 MIPS			
DC46b	20	35	mA	+85°C					

TABLE 30-7: DC CHARACTERISTICS: IDLE CURRENT (lidle)

Note 1: Base Idle current (IIDLE) is measured as follows:

 CPU core is off, oscillator is configured in EC mode and external clock active, OSC1 is driven with external square wave from rail-to-rail (EC clock overshoot/undershoot < 250 mV required)

- · CLKO is configured as an I/O input pin in the Configuration word
- All I/O pins are configured as inputs and pulled to Vss
- $\overline{\text{MCLR}}$ = VDD, WDT and FSCM are disabled
- No peripheral modules are operating; however, every peripheral is being clocked (all PMDx bits are zeroed)
- The NVMSIDL bit (NVMCON<12>) = 1 (i.e., Flash regulator is set to stand-by while the device is in Idle mode)
- The VREGSF bit (RCON<11>) = 0 (i.e., Flash regulator is set to stand-by while the device is in Sleep mode)
- JTAG disabled

TABLE 30-8: DC CHARACTERISTICS: POWER-DOWN CURRENT (IPD)

DC CHARACT	EDISTICS		Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)								
DC CHARACT	ERISTICS		Operating te	$\begin{array}{llllllllllllllllllllllllllllllllllll$							
Parameter No.	Тур.	Max.	Units	Conditions							
Power-Down Current (IPD) ⁽¹⁾ – dsPIC33EP32GP50X, dsPIC33EP32MC20X/50X, and PIC24EP32GP/MC20X											
DC60d	30	-	μA	-40°C							
DC60a	35	-	μA	+25°C	3.3V	Base Power-Down Current					
DC60b	150	-	μA	+85°C	3.3V	Base Fower-Down Current					
DC60c	250	_	μA	+125°C							
DC61d	8	_	μA	-40°C							
DC61a	10	_	μA	+25°C	3.3V	Watehdag Timer Current: Alwor(2)					
DC61b	12	_	μA	+85°C	3.3V	Watchdog Timer Current: ∆IwDT ⁽					
DC61c	13	_	μA	+125°C							
Power-Down C	Current (IPD) ⁽	¹⁾ – dsPIC33	EP64GP50X,	dsPIC33EP	64MC20X/5	0X, and PIC24EP64GP/MC20X					
DC60d	25	100	μA	-40°C		Base Power-Down Current					
DC60a	30	100	μA	+25°C	3.3V						
DC60b	150	350	μA	+85°C	3.3V	Base Power-Down Current					
DC60c	350	800	μA	+125°C							
DC61d	8	10	μA	-40°C							
DC61a	10	15	μA	+25°C	3.3V	Watchdog Timer Current: △IwDT ⁽²⁾					
DC61b	12	20	μA	+85°C	3.3V						
DC61c	13	25	μA	+125°C							
Power-Down C	Current (IPD) ⁽	¹⁾ – dsPIC33	EP128GP50X	, dsPIC33EF	P128MC20X	50X, and PIC24EP128GP/MC20X					
DC60d	30	-	μA	-40°C							
DC60a	35	-	μA	+25°C	2 2\/	Base Power-Down Current					
DC60b	150	_	μA	+85°C	3.3V	Base Power-Down Current					
DC60c	550	_	μA	+125°C							
DC61d	8		μA	-40°C							
DC61a	10	_	μA	+25°C	0.01/	Watabdag Timor Current: Alurer(2)					
DC61b	12	_	μA	+85°C	3.3V	Watchdog Timer Current: ΔIwDT ⁽²⁾					
DC61c	13		μA	+125°C]						

Note 1: IPD (Sleep) current is measured as follows:

- CPU core is off, oscillator is configured in EC mode and external clock active, OSC1 is driven with external square wave from rail-to-rail (EC clock overshoot/undershoot < 250 mV required)
- · CLKO is configured as an I/O input pin in the Configuration word
- · All I/O pins are configured as inputs and pulled to Vss
- MCLR = VDD, WDT and FSCM are disabled
- All peripheral modules are disabled (PMDx bits are all ones)
- The VREGS bit (RCON<8>) = 0 (i.e., core regulator is set to stand-by while the device is in Sleep mode)
- The VREGSF bit (RCON<11>) = 0 (i.e., Flash regulator is set to stand-by while the device is in Sleep mode)
- · JTAG disabled
- **2:** The Δ current is the additional current consumed when the module is enabled. This current should be added to the base IPD current.

DC CHARACT	ERISTICS		(unless oth	perating Con erwise state emperature	d) -40°C ≤ TA :	V to 3.6V ≤ + 85°C for Industrial ≤ +125°C for Extended		
Parameter No.	Тур.	Max.	Units	Conditions				
Power-Down 0	Current (IPD) ⁽	^{1,3)} – dsPIC3	3EP256GP50	DX, dsPIC33E	EP256MC20>	(/50X, and PIC24EP256GP/MC20X		
DC60d	35	_	μA	-40°C				
DC60a	40	-	μA	+25°C	3.3V	Base Power-Down Current		
DC60b	250	-	μA	+85°C	3.3V	Base Fower-Down Current		
DC60c	1000		μA	+125°C				
DC61d	8		μA	-40°C				
DC61a	10		μA	+25°C	3.3V	Watchdog Timer Current: △IwDT ⁽²⁾		
DC61b	12		μA	+85°C	5.5 V			
DC61c	13	-	μA	+125°C				
Power-Down (Current (IPD) ⁽	^{1,3)} – dsPIC3	3EP512GP50	DX, dsPIC33E	EP512MC20)	(/50X, and PIC24EP512GP/MC20X		
DC60d	40		μA	-40°C				
DC60a	45	-	μA	+25°C	3.3V	Base Power-Down Current		
DC60b	350		μA	+85°C	3.3V	Base Fower-Down Current		
DC60c	1500		μA	+125°C				
DC61d	8	_	μA	-40°C				
DC61a	10	—	μA	+25°C	3.3V	Watchdog Timer Current: ∆IwDT ⁽²⁾		
DC61b	12	—	μA	+85°C	5.5V			
DC61c	13	_	μA	+125°C				

TABLE 30-8: DC CHARACTERISTICS: POWER-DOWN CURRENT (IPD) (CONTINUED)

Note 1: IPD (Sleep) current is measured as follows:

- CPU core is off, oscillator is configured in EC mode and external clock active, OSC1 is driven with external square wave from rail-to-rail (EC clock overshoot/undershoot < 250 mV required)
- CLKO is configured as an I/O input pin in the Configuration word
- All I/O pins are configured as inputs and pulled to Vss
- MCLR = VDD, WDT and FSCM are disabled
- All peripheral modules are disabled (PMDx bits are all ones)
- The VREGS bit (RCON<8>) = 0 (i.e., core regulator is set to stand-by while the device is in Sleep mode)
- The VREGSF bit (RCON<11>) = 0 (i.e., Flash regulator is set to stand-by while the device is in Sleep mode)
- JTAG disabled
- 2: The ∆ current is the additional current consumed when the module is enabled. This current should be added to the base IPD current.

DC CHARACTER	ISTICS	Standard C (unless oth Operating t	nerwise st	ated) [·] e -40°C	≤ Ta ≤ + 8	3.6V 85°C for Industrial 25°C for Extended		
Parameter No.	Тур.	Doze Ratio	Units		Cond	ditions		
Doze Current (IDC	DZE) ⁽¹⁾							
DC73a	35	53	1:2	mA	-40°C	3.3V	Fosc = 140 MHz	
DC73g	20	30	1:128	mA	-40 C			
DC70a	35	53	1:2	mA	+25°C	3.3V		
DC70g	20	30	1:128	mA	+25 C	3.3V	Fosc = 140 MHz	
DC71a	35	53	1:2	mA	+85°C	3.3V		
DC71g	20	30	1:128	mA	+00 C	3.3V	Fosc = 140 MHz	
DC72a	28	42	1:2	mA	+125°C	2 21/	Fosc = 120 MHz	
DC72g	15	30	1:128	mA	+125 C	3.3V		

TABLE 30-9: DC CHARACTERISTICS: DOZE CURRENT (IDOZE)

Note 1: IDOZE is primarily a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption. The test conditions for all IDOZE measurements are as follows:

 Oscillator is configured in EC mode and external clock active, OSC1 is driven with external square wave from rail-to-rail (EC clock overshoot/undershoot < 250 mV required)

· CLKO is configured as an I/O input pin in the Configuration word

- All I/O pins are configured as inputs and pulled to Vss
- MCLR = VDD, WDT and FSCM are disabled
- CPU, SRAM, program memory and data memory are operational
- No peripheral modules are operating; however, every peripheral is being clocked (all PMDx bits are zeroed)
- CPU executing while(1) statement
- JTAG disabled

DC CH	ARACTER	RISTICS	Standard Oper (unless otherw Operating temp	-			
Param No.	Symbol	Characteristic	Min.	Typ. ⁽¹⁾	Max.	Units	Conditions
	VIL	Input Low Voltage					
DI10		Any I/O pin and MCLR	Vss	_	0.2 Vdd	V	
DI18		I/O Pins with SDAx, SCLx	Vss	_	0.3 Vdd	V	SMBus disabled
DI19		I/O Pins with SDAx, SCLx	Vss	_	0.8	V	SMBus enabled
	VIH	Input High Voltage					
DI20		I/O Pins Not 5V Tolerant I/O Pins 5V Tolerant and MCLR	0.7 Vdd 0.7 Vdd	_ _	VDD 5.3	V V	See Note 4 See Note 4
		I/O Pins with SDAx, SCLx I/O Pins with SDAx, SCLx	0.7 VDD 2.1		5.3 5.3	V V	SMBus disabled SMBus enabled
	ICNPU	Change Notification Pull-up Current					
DI30			50	250	400	μA	VDD = 3.3V, VPIN = VSS
	ICNPD	Change Notification Pull- down Current ⁽⁵⁾					
DI31			—	50	—	μA	VDD = 3.3V, VPIN = VDD

TABLE 30-10: DC CHARACTERISTICS: I/O PIN INPUT SPECIFICATIONS

Note 1: Data in "Typical" column is at 3.3V, +25°C unless otherwise stated.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current can be measured at different input voltages.

- **3:** Negative current is defined as current sourced by the pin.
- 4: See "Pin Diagrams" for the 5V tolerant I/O pins.
- 5: VIL source < (Vss 0.3). Characterized but not tested.
- **6:** Non-5V tolerant pins VIH source > (VDD + 0.3), 5V tolerant pins VIH source > 5.5V. Characterized but not tested.
- 7: Digital 5V tolerant pins cannot tolerate any "positive" input injection current from input sources > 5.5V.
- 8: Injection currents > | 0 | can affect the ADC results by approximately 4-6 counts.

9: Any number and/or combination of I/O pins not excluded under IICL or IICH conditions are permitted provided the mathematical "absolute instantaneous" sum of the input injection currents from all pins do not exceed the specified limit. Characterized but not tested.

DC CH	DC CHARACTERISTICS		Standard Op (unless othe Operating ter				
Param No.	Symbol	Characteristic	Min.	Typ. ⁽¹⁾	Max.	Units	Conditions
	lı∟	Input Leakage Current ^(2,3)					
DI50		I/O pins 5V Tolerant ⁽⁴⁾	_	±1	—	μA	$\label{eq:VSS} \begin{split} &V{\sf SS} \leq V{\sf PIN} \leq V{\sf DD}, \\ &P{\sf in} \mbox{ at high-impedance } \end{split}$
DI51		I/O Pins Not 5V Tolerant ⁽⁴⁾	_	±1	—	μA	$\label{eq:VSS} \begin{array}{l} VSS \leq VPIN \leq VDD, \\ Pin \text{ at high-impedance}, \\ -40^\circ C \leq TA \leq +85^\circ C \end{array}$
DI51a		I/O Pins Not 5V Tolerant ⁽⁴⁾	_	±1	_	μΑ	Analog pins shared with external reference pins, $-40^{\circ}C \le TA \le +85^{\circ}C$
DI51b		I/O Pins Not 5V Tolerant ⁽⁴⁾	_	±1	_	μA	$\label{eq:VSS} \begin{split} &V\text{SS} \leq V\text{PIN} \leq V\text{DD}, \text{Pin at} \\ &high-impedance, \\ &-40^\circ\text{C} \leq \text{TA} \leq +125^\circ\text{C} \end{split}$
DI51c		I/O Pins Not 5V Tolerant ⁽⁴⁾	_	±1	_	μA	Analog pins shared with external reference pins, $-40^{\circ}C \le TA \le +125^{\circ}C$
DI55		MCLR	-	±1	—	μA	$Vss \leq V \text{PIN} \leq V \text{DD}$
DI56		OSC1	_	±1	—	μA	$\label{eq:VSS} \begin{array}{l} VSS \leq VPIN \leq VDD, \\ XT \text{ and } HS \text{ modes} \end{array}$

TABLE 30-10: DC CHARACTERISTICS: I/O PIN INPUT SPECIFICATIONS (CONTINUED)

Note 1: Data in "Typical" column is at 3.3V, +25°C unless otherwise stated.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current can be measured at different input voltages.

- **3:** Negative current is defined as current sourced by the pin.
- 4: See "Pin Diagrams" for the 5V tolerant I/O pins.
- **5:** VIL source < (Vss 0.3). Characterized but not tested.
- **6:** Non-5V tolerant pins VIH source > (VDD + 0.3), 5V tolerant pins VIH source > 5.5V. Characterized but not tested.
- 7: Digital 5V tolerant pins cannot tolerate any "positive" input injection current from input sources > 5.5V.
- 8: Injection currents > | 0 | can affect the ADC results by approximately 4-6 counts.
- **9:** Any number and/or combination of I/O pins not excluded under IICL or IICH conditions are permitted provided the mathematical "absolute instantaneous" sum of the input injection currents from all pins do not exceed the specified limit. Characterized but not tested.

DC CH	ARACTER	$\begin{array}{llllllllllllllllllllllllllllllllllll$					
Param No.	Symbol	Characteristic	Min.	Typ. ⁽¹⁾	Max.	Units	Conditions
DI60a	licl	Input Low Injection Current	0	_	₋₅ (5,8)	mA	All pins except VDD, Vss, AVDD, AVss, MCLR, VCAP, and RB7
DI60b	Іісн	Input High Injection Current	0	_	+5 ^(6,7,8)	mA	All pins except VDD, Vss, AVDD, AVss, MCLR, VCAP, RB7, and all 5V tolerant pins ⁽⁷⁾
DI60c	∑lict	Total Input Injection Current (sum of all I/O and control pins)	-20 ⁽⁹⁾	_	+20 ⁽⁹⁾	mA	Absolute instantaneous sum of all \pm input injection currents from all I/O pins (IICL + IICH) $\leq \sum$ IICT

TABLE 30-10: DC CHARACTERISTICS: I/O PIN INPUT SPECIFICATIONS (CONTINUED)

Note 1: Data in "Typical" column is at 3.3V, +25°C unless otherwise stated.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current can be measured at different input voltages.

3: Negative current is defined as current sourced by the pin.

4: See "Pin Diagrams" for the 5V tolerant I/O pins.

- 5: VIL source < (VSS 0.3). Characterized but not tested.
- **6:** Non-5V tolerant pins VIH source > (VDD + 0.3), 5V tolerant pins VIH source > 5.5V. Characterized but not tested.
- 7: Digital 5V tolerant pins cannot tolerate any "positive" input injection current from input sources > 5.5V.
- 8: Injection currents > | 0 | can affect the ADC results by approximately 4-6 counts.
- **9:** Any number and/or combination of I/O pins not excluded under IICL or IICH conditions are permitted provided the mathematical "absolute instantaneous" sum of the input injection currents from all pins do not exceed the specified limit. Characterized but not tested.

^{© 2011-2012} Microchip Technology Inc.

	RACTER			d Opera otherwi	ting Co se state	nditions ed) -40°C ≤	s: 3.0V to 3.6V ≤ TA ≤ +85°C for Industrial	
_				_		$-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended		
Param.	Symbol	Characteristic	Min.	Тур.	Max.	Units	Conditions	
		Output Low Voltage I/O Pins: 4x Sink Driver Pins - All I/O output pins not defined as 8x Sink Driver pins	_	_	0.4	V	Iol \leq 10 mA, Vdd = 3.3V	
DO10 \	Vol	Output Low Voltage I/O Pins: 8x Sink Driver Pins - RA3 ⁽²⁾ , RA4, RA9, RB7-RB15, RC3, and RC15 ⁽³⁾	_	_	0.4	V	IOL \leq 15 mA, VDD = 3.3V	
DO20	Voн	Output High Voltage I/O Pins: 4x Source Driver Pins - All I/O output pins not defined as 8x Source Driver pins	2.4	_	_	v	Ioh \ge -10 mA, Vdd = 3.3V	
	VOH	Output High Voltage I/O Pins: 8x Source Driver Pins - RA3 ⁽²⁾ , RA4, RA9, RB7-RB15, RC3, and RC15 ⁽³⁾	2.4	_	_	V	Ioh \geq -15 mA, Vdd = 3.3V	
		Output High Voltage	1.5 ⁽¹⁾	_	—		IOH \ge -14 mA, VDD = 3.3V	
		4x Source Driver Pins - All I/O	2.0 ⁽¹⁾	_	_	V	IOH \ge -12 mA, VDD = 3.3V	
	Vout	output pins not defined as 8x Sink Driver pins	3.0 ⁽¹⁾	—	—		IOH \ge -7 mA, VDD = 3.3V	
DO20A	VOHI	Output High Voltage	1.5 ⁽¹⁾		_	v	IOH \ge -22 mA, VDD = 3.3V	
		8x Source Driver Pins - RA3 ⁽²⁾ ,	2.0 ⁽¹⁾	—	_		IOH \ge -18 mA, VDD = 3.3V	
		RA4, RA9, RB7-RB15, RC3, and RC15 ⁽³⁾	3.0 ⁽¹⁾	_	—		Ioh \geq -10 mA, Vdd = 3.3V	

TABLE 30-11: DC CHARACTERISTICS: I/O PIN OUTPUT SPECIFICATIONS

Note 1: Parameters are characterized, but not tested.

2: This driver pin applies only to devices with less than 64 pins.

3: This driver pin applies only to devices with 64 pins.

TABLE 30-12: ELECTRICAL CHARACTERISTICS: BOR

DC CHARACTERISTICS			$\begin{array}{llllllllllllllllllllllllllllllllllll$						
Param No.	Symbol	Characteristic		Min. ⁽¹⁾	Тур.	Max.	Units	Conditions	
BO10	VBOR	BOR Event on VDD high-to-low	2.7		2.95	V	VDD see Note 2 and Note 3		

Note 1: Parameters are for design guidance only and are not tested in manufacturing.

2: The VBOR specification is relative to VDD.

3: The device is functional at VBORMIN < VDD < VDDMIN. Analog modules: ADC, Op amp/Comparator, and Comparator voltage reference, will have degraded performance. Device functionality is tested but not characterized.

	RACTER	ISTICS	Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)							
DCCIIA		01100	Operati	ng temp	erature		\leq TA \leq +85°C for Industrial			
	1	[-40°C:	\leq TA \leq +125°C for Extended			
Param No.	Symbol	Characteristic	Min.	Тур. ⁽¹⁾	Max.	Units	Conditions			
		Program Flash Memory								
D130	Eр	Cell Endurance	10,000	—	_	E/W	-40°C to +125°C			
D131	Vpr	VDD for Read	3.0	—	3.6	V				
D132b	VPEW	VDD for Self-Timed Write	3.0	—	3.6	V				
D134	TRETD	Characteristic Retention	20	—	_	Year	Provided no other specifications are violated, -40°C to +125°C			
D135	IDDP	Supply Current during Programming	—	10	—	mA				
D136	IPEAK	Instantaneous Peak Current During Start-up	-	—	150	mA				
D137a	TPE	Page Erase Time	17.7	—	22.9	ms	TPE = 146893 FRC cycles, TA = +85°C, See Note 2			
D137b	TPE	Page Erase Time	17.5	—	23.1	ms	TPE = 146893 FRC cycles, TA = +125°C, See Note 2			
D138a	Tww	Word Write Cycle Time	41.7	—	53.8	μs	Tww = 346 FRC cycles, TA = +85°C, See Note 2			
D138b	Tww	Word Write Cycle Time	41.2	—	54.4	μs	Tww = 346 FRC cycles, TA = +125°C, See Note 2			

TABLE 30-13: DC CHARACTERISTICS: PROGRAM MEMORY

Note 1: Data in "Typical" column is at 3.3V, +25°C unless otherwise stated.

2: Other conditions: FRC = 7.37 MHz, TUN<5:0> = 'b011111 (for Minimum), TUN<5:0> = 'b100000 (for Maximum). This parameter depends on the FRC accuracy (see Table 30-18) and the value of the FRC Oscillator Tuning register (see Register 9-4). For complete details on calculating the Minimum and Maximum time see Section 5.3 "Programming Operations".

^{© 2011-2012} Microchip Technology Inc.

30.2 AC Characteristics and Timing Parameters

This section defines dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X, and PIC24EPXXXGP/ MC20X AC characteristics and timing parameters.

TABLE 30-14: TEMPERATURE AND VOLTAGE SPECIFICATIONS - AC

	Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)
AC CHARACTERISTICS	$\begin{array}{rl} \mbox{Operating temperature} & -40^{\circ}C \leq \mbox{TA} \leq \mbox{+85}^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq \mbox{TA} \leq \mbox{+125}^{\circ}C \mbox{ for Extended} \end{array}$
	Operating voltage VDD range as described in Section 30.1 "DC Characteristics".

FIGURE 30-1: LOAD CONDITIONS FOR DEVICE TIMING SPECIFICATIONS




TABLE 30-15: CAPACITIVE LOADING REQUIREMENTS ON OUTPUT PINS

Param No.	Symbol	Characteristic	Min.	Тур.	Max.	Units	Conditions
DO50	Cosco	OSC2 pin	_		15		In XT and HS modes when external clock is used to drive OSC1
DO56	Cio	All I/O pins and OSC2	—	—	50	pF	EC mode
DO58	Св	SCLx, SDAx		_	400	pF	In I ² C™ mode




TABLE 30-16: EXTERNAL CLOCK TIMING REQUIREMENTS	TABLE 30-16:	EXTERNAL	CLOCK TIMING REQUIREMENTS
---	--------------	----------	----------------------------------

АС СНА	AC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq \mbox{TA} \leq +85^{\circ}C \mbox{ for Industrial} \\ -40^{\circ}C \leq \mbox{TA} \leq +125^{\circ}C \mbox{ for Extended} \end{array}$						
Param No.	Symb	Characteristic	Min.	Тур. ⁽¹⁾	Max.	Units	Conditions			
OS10	Fin	External CLKI Frequency (External clocks allowed only in EC and ECPLL modes)	DC	_	60	MHz	EC			
		Oscillator Crystal Frequency	3.5 10	—	10 25	MHz MHz	XT HS			
OS20 Tosc		Tosc = 1/Fosc	8.33		DC	ns	+125°C			
		Tosc = 1/Fosc	7.14		DC	ns	+85°C			
OS25	Тсү	Instruction Cycle Time ⁽²⁾	16.67		DC	ns	+125°C			
		Instruction Cycle Time ⁽²⁾	14.28		DC	ns	+85°C			
OS30	TosL, TosH	External Clock in (OSC1) High or Low Time	0.375 x Tosc	—	0.625 x Tosc	ns	EC			
OS31	TosR, TosF	External Clock in (OSC1) Rise or Fall Time	-	—	20	ns	EC			
OS40	TckR	CLKO Rise Time ⁽³⁾	_	5.2		ns	_			
OS41	TckF	CLKO Fall Time ⁽³⁾	_	5.2		ns	—			
OS42	Gм	External Oscillator Transconductance ⁽⁴⁾		12	—	mA/V	HS, VDD = 3.3V TA = +25°C			
			—	6	—	mA/V	XT, VDD = 3.3V TA = +25°C			

Note 1: Data in "Typical" column is at 3.3V, +25°C unless otherwise stated.

- 2: Instruction cycle period (TCY) equals two times the input oscillator time base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "Minimum" values with an external clock applied to the OSC1 pin. When an external clock input is used, the "Maximum" cycle time limit is "DC" (no clock) for all devices.
- 3: Measurements are taken in EC mode. The CLKO signal is measured on the OSC2 pin.
- 4: This parameter is characterized, but not tested in manufacturing.

AC CHARACTERISTICS					ure -40°	$C \le TA \le$	+85°C f	(unless otherwise stated) or Industrial for Extended
Param No.	Symbol	Characteristic		Min.	Тур. ⁽¹⁾	Max.	Units	Conditions
OS50	Fplli	PLL Voltage Controlled Oscillator (VCO) Input Frequency Range		0.8		8.0	MHz	ECPLL, XTPLL modes
OS51	Fsys	On-Chip VCO System Frequency		120	—	340	MHz	_
OS52	TLOCK	PLL Start-up Time (Lock Time)		0.9	1.5	3.1	ms	—
OS53	DCLK	CLKO Stability (Jitter) (2)	-3	0.5	3	%	—

TABLE 30-17: PLL CLOCK TIMING SPECIFICATIONS

Note 1: Data in "Typical" column is at 3.3V, +25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

2: This jitter specification is based on clock cycle-by-clock cycle measurements. To get the effective jitter for individual time bases or communication clocks used by the application, use the following formula:

$$Effective Jitter = \frac{DCLK}{\sqrt{\frac{FOSC}{Time Base or Communication Clock}}}$$

For example, if Fosc = 120 MHz and the SPI bit rate = 10 MHz, the effective jitter is as follows:

Effective Jitter =
$$\frac{DCLK}{\sqrt{\frac{120}{10}}} = \frac{DCLK}{\sqrt{12}} = \frac{DCLK}{3.464}$$

TABLE 30-18: INTERNAL FRC ACCURACY

АС СНА	RACTERISTICS	$\begin{array}{llllllllllllllllllllllllllllllllllll$									
Param No.	Characteristic	Min.	Тур.	Max.	Units	Conditions					
	Internal FRC Accuracy @ FRC Frequency = 7.37 MHz ⁽¹⁾										
F20a	FRC	-0.9	0.5	+0.9	%	$-40^\circ C \le TA \le +85^\circ C$	VDD = 3.0-3.6V				
F20b	FRC	-2	1	+2	%	$-40^{\circ}C \leq \ TA \leq \ \text{+}125^{\circ}C$	VDD = 3.0-3.6V				


Note 1: Frequency calibrated at 25°C and 3.3V. TUN bits can be used to compensate for temperature drift.

TABLE 30-19: INTERNAL LPRC ACCURACY

AC CH	ARACTERISTICS		$\begin{array}{llllllllllllllllllllllllllllllllllll$						
Param No.	Characteristic	Min.	Тур.	Max.	Units	Conditions			
-	LPRC @ 32.768 kHz ⁽¹⁾								
F21a	LPRC	-15	5	+15	%	$-40^{\circ}C \leq TA \leq +85^{\circ}C VDD = 3.0-3.6V$			
F21b	1b LPRC		10	+30	%	$-40^{\circ}C \leq TA \leq +125^{\circ}C$	VDD = 3.0-3.6V		

Note 1: Change of LPRC frequency as VDD changes.






AC CHARACTERISTICS			$\begin{array}{llllllllllllllllllllllllllllllllllll$						
Param No.	Symbol	Character	Min.	Тур. ⁽¹⁾	Max.	Units	Conditions		
DO31	TioR	Port Output Rise Tim	е	—	5	10	ns		
DO32	TIOF	Port Output Fall Time	9	_	5	10	ns	—	
DI35	TINP	INTx Pin High or Low	20	_	_	ns			
DI40	Trbp	CNx High or Low Tim	2	_	_	TCY	_		

TABLE 30-20: I/O TIM	AING REQUIREMENTS
----------------------	-------------------

Note 1: Data in "Typical" column is at 3.3V, +25°C unless otherwise stated.

FIGURE 30-4: BOR AND MASTER CLEAR RESET TIMING CHARACTERISTICS



^{© 2011-2012} Microchip Technology Inc.

TABLE 30-21:RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER, POWER-UP TIMERTIMING REQUIREMENTS

АС СН/	ARACTERIS	$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$						
Param No.	Symbol	Characteristic ⁽¹⁾	aracteristic ⁽¹⁾ Min. Typ. ⁽²⁾ Max. Units				Conditions	
SY00	Tpu	Power-up Period	_	400	600	μS	—	
SY10	Tost	Oscillator Start-up Time		1024 Tosc		—	Tosc = OSC1 period	
SY12	Twdt	Watchdog Timer Time-out Period	0.85		1.15	ms	WDTPRE = 0, WDTPOST = 0000, using LPRC tolerances indicated in F21 (see Table 30-19) at 85°C	
			3.4		4.6	ms	WDTPRE = 1, WDTPOST = 0000, using LPRC tolerances indicated in F21 (see Table 30-19) at 85°C	
SY13	Tioz	I/O H <u>igh-Im</u> pedance from MCLR Low or Watchdog Timer Reset	0.68	0.72	1.2	μS	_	
SY20	TMCLR	MCLR Pulse Width (low)	2		_	μS	_	
SY30	TBOR	BOR Pulse Width (low)	1	_		μS	—	
SY35	TFSCM	Fail-Safe Clock Monitor Delay		500	900	μS	-40°C to +85°C	
SY36	TVREG	Voltage regulator standby-to-active mode transition time	—	_	30	μs	_	
SY37	TOSCDFRC	FRC Oscillator start-up delay	46	48	54	μs	_	
SY38	Toscdlprc	LPRC Oscillator start-up delay		—	70	μs	_	

Note 1: These parameters are characterized but not tested in manufacturing.

2: Data in "Typical" column is at 3.3V, +25°C unless otherwise stated.

FIGURE 30-5: TIMER1-TIMER5 EXTERNAL CLOCK TIMING CHARACTERISTICS




TABLE 30-22: TIMER1 EXTERNAL CLOCK TIMING REQUIREMENTS⁽¹⁾

АС СН	ARACTERIS	TICS	(unles	$\begin{array}{ll} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$							
Param No.	Symbol	Charac	teristic ⁽²⁾	Min.	Тур.	Max.	Units	Conditions			
TA10	A10 TTXH TXCK High Synchronol Time mode		Synchronous mode	Greater of: 20 or (Tcy + 20)/N	1	_	ns	Must also meet parameter TA15 N = prescaler value (1, 8, 64, 256)			
			Asynchronous	35	_	—	ns	—			
TA11			Synchronous mode	Greater of: 20 or (Tcy + 20)/N		_	ns	Must also meet parameter TA15 N = prescaler value (1, 8, 64, 256)			
			Asynchronous	10	_	—	ns	—			
TA15	ΤτχΡ	TxCK Input Period	Synchronous mode	Greater of: 40 or (2 Tcy + 40)/N	_		ns	N = prescale value (1, 8, 64, 256)			
OS60	Ft1	frequency Ra	1CK Oscillator Input equency Range (oscillator nabled by setting bit TCS F1CON<1>))		—	50	kHz	_			
TA20	TCKEXTMRL	Delay from External TxCK Clock Edge to Timer Increment		0.75 Tcy + 40	_	1.75 Tcy + 40	ns	—			

Note 1: Timer1 is a Type A.

^{© 2011-2012} Microchip Technology Inc.

AC CHARACTERISTICS					$\begin{array}{ll} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$						
Param No.	Symbol	Charao	cteristic ⁽	(1)	Min.	Тур.	Max.	Units	Conditions		
TB10	TtxH	TxCK High Time	Synchro mode	onous	Greater of: 20 or (Tcy + 20)/N		_	ns	Must also meet parameter TB15 N = prescale value (1, 8, 64, 256)		
TB11	TtxL	TxCK Low Time	Synchro mode	onous	Greater of: 20 or (Tcy + 20)/N		_	ns	Must also meet parameter TB15 N = prescale value (1, 8, 64, 256)		
TB15	TtxP	TxCK Input Period	put mode		Greater of: 40 or (2 Tcy + 40)/N	_	_	ns	N = prescale value (1, 8, 64, 256)		
TB20	TCKEXTMRL	Delay from External Tx Clock Edge to Timer Increment			0.75 Tcy + 40	_	1.75 Tcy + 40	ns	—		

TABLE 30-23: TIMER2 AND TIMER4 (TYPE B TIMER) EXTERNAL CLOCK TIMING REQUIREMENTS

Note 1: These parameters are characterized, but are not tested in manufacturing.

TABLE 30-24: TIMER3 AND TIMER5 (TYPE C TIMER) EXTERNAL CLOCK TIMING REQUIREMENTS

AC CHARACTERISTICS				$\begin{array}{llllllllllllllllllllllllllllllllllll$						
Param No.	Symbol	Charac	teristic ⁽¹⁾	Min.	Тур.	Max.	Units	Conditions		
TC10	TtxH	TxCK High Time	Synchronous	Tcy + 20	—	_	ns	Must also meet parameter TC15		
TC11	TtxL	TxCK Low Time	Synchronous	Tcy + 20	—	—	ns	Must also meet parameter TC15		
TC15	TtxP	TxCK Input Period	Synchronous with prescale		_	—	ns	N = prescale value (1, 8, 64, 256)		
TC20 TCKEXTMRL Delay from External Tx Clock Edge to Timer In- ment				0.75 Tcy + 40		1.75 Tcy + 40	ns			






TABLE 30-25: INPUT CAPTURE MODULE TIMING REQUIREMENTS

АС СНА	RACTERI	ACTERISTICSStandard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended							
Param. No.	Symbol Characteristics ⁽¹⁾ Min. Max. Units				Cor	ditions			
IC10	TCCL	ICx Input	t Low Time	Greater of 12.5 + 25 or (0.5 Tcy/N) + 25	_	ns	Must also meet parameter IC15.		
IC11	ТссН	ICx Input	t High Time	Greater of 12.5 + 25 or (0.5 TcY/N) + 25	_	ns	Must also meet parameter IC15.	N = prescale value (1, 4, 16)	
IC15	TCCP	ICx Input	t Period	Greater of 25 + 50 or (1 Tcy/N) + 50		_			

Note 1: These parameters are characterized, but not tested in manufacturing.

FIGURE 30-7: OUTPUT COMPARE MODULE (OCx) TIMING CHARACTERISTICS




TABLE 30-26: OUTPUT COMPARE MODULE TIMING REQUIREMENTS

AC CHARACTERISTICS			$\begin{array}{llllllllllllllllllllllllllllllllllll$							
Param No.	Symbol	Characteristic ⁽¹⁾	Min. Typ. Max. U			Units	Conditions			
OC10	TccF	OCx Output Fall Time	—	_		ns	See parameter DO32			
OC11	TccR	OCx Output Rise Time	— — — ns See parameter DO31							

^{© 2011-2012} Microchip Technology Inc.

FIGURE 30-8: OC/PWM MODULE TIMING CHARACTERISTICS

TABLE 30-27: OC/PWM MODE TIMING REQUIREMENTS

AC CHAF	AC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$					
Param No.	Symbol	Characteristic ⁽¹⁾	Min.	Тур.	Max.	Units	Conditions		
OC15	Tfd	Fault Input to PWM I/O Change	— — Tcy + 20 ns				_		
OC20	TFLT	Fault Input Pulse Width	Tcy + 20 ns						

FIGURE 30-9: HIGH-SPEED PWM MODULE FAULT TIMING CHARACTERISTICS (dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X DEVICES ONLY)




FIGURE 30-10: HIGH-SPEED PWM MODULE TIMING CHARACTERISTICS (dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X DEVICES ONLY)





TABLE 30-28: HIGH-SPEED PWM MODULE TIMING REQUIREMENTS (dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X DEVICES ONLY)

AC CHARACTERISTICS				$\begin{array}{llllllllllllllllllllllllllllllllllll$						
Param No.	Symbol	Characteristic ⁽¹⁾	Min.	Тур.	Max.	Units	Conditions			
MP10	TFPWM	PWM Output Fall Time	—	_		ns	See parameter DO32			
MP11	TRPWM	PWM Output Rise Time	—	—		ns	See parameter DO31			
MP20	Tfd	Fault Input ↓ to PWM——15nsI/O Change					_			
MP30	TFH	Fault Input Pulse Width	15	_	—	ns	_			

^{© 2011-2012} Microchip Technology Inc.






TABLE 30-29: QEI MODULE EXTERNAL CLOCK TIMING REQUIREMENTS (dsPIC33EPXXXMC20X/50X AND PIC24EPXXXMC20X DEVICES ONLY)

AC CHARACTERISTICS					$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$						
Param No. Symbol Characteristic ⁽¹⁾					Min.	Тур.	Max.	Units	Conditions		
TQ10	TtQH	TQCK High Time	Synchro with pre		Greater of 12.5 + 25 or (0.5 Tcy/N) + 25	1	_	ns	Must also meet parameter TQ15.		
TQ11	TtQL	TQCK Low Time	Synchro with pre	,	Greater of 12.5 + 25 or (0.5 Tcy/N) + 25	_	_	ns	Must also meet parameter TQ15.		
TQ15	TtQP	TQCP Input Period	Synchro with pre		Greater of 25 + 50 or (1 Tcy/N) + 50	_	_	ns	_		
TQ20	TCKEXTMRL	Delay from External TxCK Clock Edge to Timer Incre- ment			—	1	Тсү	_	_		




FIGURE 30-12: QEA/QEB INPUT CHARACTERISTICS (dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X DEVICES ONLY)

TABLE 30-30: QUADRATURE DECODER TIMING REQUIREMENTS (dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X DEVICES ONLY)

			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for Industrial} \\ & -40^\circ C \leq TA \leq +125^\circ C \mbox{ for Extended} \end{array}$						
Param No.	Symbol	Characteristic ⁽¹⁾		Тур. ⁽²⁾	Max.	Units	Conditions		
TQ30	TQUL	Quadrature Input Low Time		6 Tcy	—	ns	—		
TQ31	ΤουΗ	Quadrature Input High Time		6 Tcy	_	ns	—		
TQ35	TQUIN	Quadrature Input Period		12 TCY	_	ns	—		
TQ36	ΤουΡ	Quadrature Phase Period		3 TCY	_	ns	—		
TQ40	TQUFL	Filter Time to Recognize Low with Digital Filter	Ι,	3 * N * Tcy	—	ns	N = 1, 2, 4, 16, 32, 64, 128 and 256 (Note 3)		
TQ41	TQUFH	Filter Time to Recognize Hig with Digital Filter	h,	3 * N * Tcy	—	ns	N = 1, 2, 4, 16, 32, 64, 128 and 256 (Note 3)		

Note 1: These parameters are characterized but not tested in manufacturing.

2: Data in "Typical" column is at 3.3V, +25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

3: N = Index Channel Digital Filter Clock Divide Select bits. Refer to **Section 15. "Quadrature Encoder** Interface (QEI)" (DS70601) in the "*dsPIC33E/PIC24E Family Reference Manual*". Please see the Microchip web site for the latest family reference manual sections.




FIGURE 30-13: QEI MODULE INDEX PULSE TIMING CHARACTERISTICS (dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X DEVICES ONLY)

TABLE 30-31: QEI INDEX PULSE TIMING REQUIREMENTS (dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X DEVICES ONLY)

AC CHARACTERISTICS			-	•	10°C ≤ T/	م≤ +85°	6 V C for Industrial °C for Extended
Param No.	Symbol	Characteristic	;(1)	Min.	Max.	Units	Conditions
TQ50	TqIL	Filter Time to Recognize with Digital Filter	Low,	3 * N * Tcy		ns	N = 1, 2, 4, 16, 32, 64, 128 and 256 (Note 2)
TQ51	TqiH	Filter Time to Recognize with Digital Filter	High,	3 * N * Tcy	_	ns	N = 1, 2, 4, 16, 32, 64, 128 and 256 (Note 2)
TQ55	Tqidxr	Index Pulse Recognized Counter Reset (ungated		3 TCY	_	ns	—


Note 1: These parameters are characterized but not tested in manufacturing.

2: Alignment of index pulses to QEA and QEB is shown for position counter Reset timing only. Shown for forward direction only (QEA leads QEB). Same timing applies for reverse direction (QEA lags QEB) but index pulse recognition occurs on falling edge.

AC CHARAG	CTERISTICS	Standard Operating (unless otherwise s Operating temperate					
Maximum Data Rate	Master Transmit Only (Half-Duplex)	Master Transmit/Receive (Full-Duplex)	Slave Transmit/Receive (Full-Duplex)	СКЕ	СКР	SMP	
15 MHz	Table 30-32	—	_	0,1	0,1	0,1	
9 MHz	_	Table 30-33	—	1	0,1	1	
9 MHz	—	Table 30-34	—	0	0,1	1	
15 MHz	—	—	Table 30-35	1	0	0	
11 MHz	_	—	Table 30-36	1	1	0	
15 MHz	_	—	Table 30-37	0	1	0	
11 MHz	—	—	Table 30-38	0	0	0	

TABLE 30-32: SPI2 MAXIMUM DATA/CLOCK RATE SUMMARY

FIGURE 30-14: SPI2 MASTER MODE (HALF-DUPLEX, TRANSMIT ONLY CKE = 0) TIMING CHARACTERISTICS



^{© 2011-2012} Microchip Technology Inc.




FIGURE 30-15: SPI2 MASTER MODE (HALF-DUPLEX, TRANSMIT ONLY CKE = 1) TIMING CHARACTERISTICS

TABLE 30-33: SPI2 MASTER MODE (HALF-DUPLEX, TRANSMIT ONLY) TIMING REQUIREMENTS


AC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$				
Param.	Symbol	Characteristic ⁽¹⁾	Min.	Typ. ⁽²⁾	Max.	Units	Conditions
SP10	TscP	Maximum SCK Frequency	_	_	15	MHz	See Note 3
SP20	TscF	SCKx Output Fall Time	—	—		ns	See parameter DO32 and Note 4
SP21	TscR	SCKx Output Rise Time	—	—	_	ns	See parameter DO31 and Note 4
SP30	TdoF	SDOx Data Output Fall Time	—	—	_	ns	See parameter DO32 and Note 4
SP31	TdoR	SDOx Data Output Rise Time	—	—	_	ns	See parameter DO31 and Note 4
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	—	6	20	ns	_
SP36	TdiV2scH, TdiV2scL	SDOx Data Output Setup to First SCKx Edge	30	_	—	ns	_

Note 1: These parameters are characterized, but are not tested in manufacturing.

2: Data in "Typical" column is at 3.3V, +25°C unless otherwise stated.

3: The minimum clock period for SCKx is 66.7 ns. Therefore, the clock generated in Master mode must not violate this specification.

4: Assumes 50 pF load on all SPIx pins.



SPI2 MASTER MODE (FULL-DUPLEX, CKE = 1, CKP = x, SMP = 1) TIMING **FIGURE 30-16:**

TABLE 30-34: SPI2 MASTER MODE (FULL-DUPLEX, CKE = 1, CKP = x, SMP = 1) TIMING REQUIREMENTS

AC CHA	RACTERIST	ïCS	$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for Industrial} \\ -40^\circ C \leq TA \leq +125^\circ C \mbox{ for Extended} \end{array}$					
Param.	Symbol	Characteristic ⁽¹⁾	Min.	Typ. ⁽²⁾	Max.	Units	Conditions	
SP10	TscP	Maximum SCK Frequency		—	9	MHz	See Note 3	
SP20	TscF	SCKx Output Fall Time	_	—	—	ns	See parameter DO32 and Note 4	
SP21	TscR	SCKx Output Rise Time	_	—	—	ns	See parameter DO31 and Note 4	
SP30	TdoF	SDOx Data Output Fall Time	_	—	—	ns	See parameter DO32 and Note 4	
SP31	TdoR	SDOx Data Output Rise Time	_	—	—	ns	See parameter DO31 and Note 4	
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	_	6	20	ns	—	
SP36	TdoV2sc, TdoV2scL	SDOx Data Output Setup to First SCKx Edge	30	—	—	ns	_	
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	30	—	—	ns	—	
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	30	—	_	ns	—	


Note 1: These parameters are characterized, but are not tested in manufacturing.

2: Data in "Typical" column is at 3.3V, +25°C unless otherwise stated.

3: The minimum clock period for SCKx is 111 ns. The clock generated in Master mode must not violate this specification.

4: Assumes 50 pF load on all SPIx pins.

© 2011-2012 Microchip Technology Inc.



SP30, SP31

LSb In

TABLE 30-35:SPI2 MASTER MODE (FULL-DUPLEX, CKE = 0, CKP = x, SMP = 1) TIMING
REQUIREMENTS

Bit

AC CHARACTERISTICS				$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for Industrial} \\ & -40^\circ C \leq TA \leq +125^\circ C \mbox{ for Extended} \end{array}$					
Param.	Symbol	Characteristic ⁽¹⁾	Min.	Typ. ⁽²⁾	Max.	Units	Conditions		
SP10	TscP	Maximum SCK Frequency			9	MHz	-40°C to +125°C and see Note 3		
SP20	TscF	SCKx Output Fall Time	_	—	_	ns	See parameter DO32 and Note 4		
SP21	TscR	SCKx Output Rise Time	_	—	_	ns	See parameter DO31 and Note 4		
SP30	TdoF	SDOx Data Output Fall Time	_	—	_	ns	See parameter DO32 and Note 4		
SP31	TdoR	SDOx Data Output Rise Time	_	—	_	ns	See parameter DO31 and Note 4		
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	_	6	20	ns	_		
SP36	TdoV2scH, TdoV2scL	SDOx Data Output Setup to First SCKx Edge	30	_	_	ns	_		
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	30	—	—	ns	_		
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	30	—	—	ns	—		

Note 1: These parameters are characterized, but are not tested in manufacturing.

2: Data in "Typical" column is at 3.3V, +25°C unless otherwise stated.

3: The minimum clock period for SCKx is 111 ns. The clock generated in Master mode must not violate this specification.

4: Assumes 50 pF load on all SPIx pins.


SP30, SP31


Note: Refer to Figure 30-1 for load conditions.

MSb In

SP40 SP41

SDIx





^{© 2011-2012} Microchip Technology Inc.

TABLE 30-36:SPI2 SLAVE MODE (FULL-DUPLEX, CKE = 1, CKP = 0, SMP = 0) TIMING
REQUIREMENTS

AC CHA		$\begin{tabular}{lllllllllllllllllllllllllllllllllll$					
Param.	Symbol	Characteristic ⁽¹⁾	Min.	Typ. ⁽²⁾	Max.	Units	Conditions
SP70	TscP	Maximum SCK Input Frequency	_	_	Lesser of FP or 15	MHz	See Note 3
SP72	TscF	SCKx Input Fall Time	—	—	—	ns	See parameter DO32 and Note 4
SP73	TscR	SCKx Input Rise Time	—	—	—	ns	See parameter DO31 and Note 4
SP30	TdoF	SDOx Data Output Fall Time	—	—	—	ns	See parameter DO32 and Note 4
SP31	TdoR	SDOx Data Output Rise Time	—	—	—	ns	See parameter DO31 and Note 4
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	—	6	20	ns	—
SP36	TdoV2scH, TdoV2scL	SDOx Data Output Setup to First SCKx Edge	30	_	—	ns	—
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	30		_	ns	—
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	30	_	—	ns	_
SP50	TssL2scH, TssL2scL	SSx ↓ to SCKx ↑ or SCKx ↓ Input	120	—	—	ns	—
SP51	TssH2doZ	SSx ↑ to SDOx Output High-Impedance ⁽⁴⁾	10	_	50	ns	—
SP52	TscH2ssH TscL2ssH	SSx ↑ after SCKx Edge	1.5 TCY + 40	_	_	ns	See Note 4
SP60	TssL2doV	SDOx Data Output Valid after SSx Edge	_	_	50	ns	_

Note 1: These parameters are characterized, but are not tested in manufacturing.

2: Data in "Typical" column is at 3.3V, +25°C unless otherwise stated.

3: The minimum clock period for SCKx is 66.7 ns. Therefore, the SCK clock generated by the Master must not violate this specification.

4: Assumes 50 pF load on all SPIx pins.




FIGURE 30-19: SPI2 SLAVE MODE (FULL-DUPLEX, CKE = 1, CKP = 1, SMP = 0) TIMING CHARACTERISTICS

^{© 2011-2012} Microchip Technology Inc.

TABLE 30-37:SPI2 SLAVE MODE (FULL-DUPLEX, CKE = 1, CKP = 1, SMP = 0) TIMING
REQUIREMENTS


AC CHARACTERISTICS			$\begin{tabular}{lllllllllllllllllllllllllllllllllll$				
Param.	Symbol	Characteristic ⁽¹⁾	Min.	Typ. ⁽²⁾	Max.	Units	Conditions
SP70	TscP	Maximum SCK Input Frequency	_	—	Lesser of FP or 11	MHz	See Note 3
SP72	TscF	SCKx Input Fall Time	—	—	_	ns	See parameter DO32 and Note 4
SP73	TscR	SCKx Input Rise Time	—	_	_	ns	See parameter DO31 and Note 4
SP30	TdoF	SDOx Data Output Fall Time	—	_	_	ns	See parameter DO32 and Note 4
SP31	TdoR	SDOx Data Output Rise Time	—	—	_	ns	See parameter DO31 and Note 4
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	—	6	20	ns	—
SP36	TdoV2scH, TdoV2scL	SDOx Data Output Setup to First SCKx Edge	30	—		ns	_
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	30	_		ns	—
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	30	—		ns	_
SP50	TssL2scH, TssL2scL	SSx ↓ to SCKx ↑ or SCKx ↓ Input	120	_	_	ns	—
SP51	TssH2doZ	SSx ↑ to SDOx Output High-Impedance ⁽⁴⁾	10	_	50	ns	_
SP52	TscH2ssH TscL2ssH	SSx ↑ after SCKx Edge	1.5 TCY + 40	—		ns	See Note 4
SP60	TssL2doV	SDOx Data Output Valid after	_	_	50	ns	_


Note 1: These parameters are characterized, but are not tested in manufacturing.

2: Data in "Typical" column is at 3.3V, +25°C unless otherwise stated.

3: The minimum clock period for SCKx is 91 ns. Therefore, the SCK clock generated by the Master must not violate this specification.

4: Assumes 50 pF load on all SPIx pins.





^{© 2011-2012} Microchip Technology Inc.

			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$					
Param.	Symbol	Characteristic ⁽¹⁾	Min.	Typ. ⁽²⁾	Max.	Units	Conditions	
SP70	TscP	Maximum SCK Input Frequency	—		15	MHz	See Note 3	
SP72	TscF	SCKx Input Fall Time	—	—	_	ns	See parameter DO32 and Note 4	
SP73	TscR	SCKx Input Rise Time	—	_	_	ns	See parameter DO31 and Note 4	
SP30	TdoF	SDOx Data Output Fall Time	—	_	_	ns	See parameter DO32 and Note 4	
SP31	TdoR	SDOx Data Output Rise Time	—	—	_	ns	See parameter DO31 and Note 4	
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	—	6	20	ns	—	
SP36	TdoV2scH, TdoV2scL	SDOx Data Output Setup to First SCKx Edge	30	—	_	ns	—	
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	30	_		ns	_	
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	30	_		ns	—	
SP50	TssL2scH, TssL2scL	SSx ↓ to SCKx ↑ or SCKx ↓ Input	120	_		ns	—	
SP51	TssH2doZ	SSx ↑ to SDOx Output High-Impedance ⁽⁴⁾	10	_	50	ns	—	
SP52	TscH2ssH TscL2ssH	SSx ↑ after SCKx Edge	1.5 TCY + 40	—	_	ns	See Note 4	


TABLE 30-38:SPI2 SLAVE MODE (FULL-DUPLEX, CKE = 0, CKP = 1, SMP = 0) TIMING
REQUIREMENTS


Note 1: These parameters are characterized, but are not tested in manufacturing.

2: Data in "Typical" column is at 3.3V, +25°C unless otherwise stated.

3: The minimum clock period for SCKx is 66.7 ns. Therefore, the SCK clock generated by the Master must not violate this specification.

4: Assumes 50 pF load on all SPIx pins.





^{© 2011-2012} Microchip Technology Inc.

TABLE 30-39:SPI2 SLAVE MODE (FULL-DUPLEX, CKE = 0, CKP = 0, SMP = 0) TIMING
REQUIREMENTS

АС СНА	AC CHARACTERISTICS			$\begin{tabular}{lllllllllllllllllllllllllllllllllll$					
Param.	Symbol	Characteristic ⁽¹⁾	Min.	Typ. ⁽²⁾	Max.	Units	Conditions		
SP70	TscP	Maximum SCK Input Frequency	—		11	MHz	See Note 3		
SP72	TscF	SCKx Input Fall Time	—	—	_	ns	See parameter DO32 and Note 4		
SP73	TscR	SCKx Input Rise Time	—	—	—	ns	See parameter DO31 and Note 4		
SP30	TdoF	SDOx Data Output Fall Time	—		_	ns	See parameter DO32 and Note 4		
SP31	TdoR	SDOx Data Output Rise Time	—	_	_	ns	See parameter DO31 and Note 4		
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	—	6	20	ns	—		
SP36	TdoV2scH, TdoV2scL	SDOx Data Output Setup to First SCKx Edge	30	—	_	ns	—		
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	30	—	_	ns	—		
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	30	_	_	ns	—		
SP50	TssL2scH, TssL2scL	SSx ↓ to SCKx ↑ or SCKx ↓ Input	120	—	_	ns	_		
SP51	TssH2doZ	SSx ↑ to SDOx Output High-Impedance ⁽⁴⁾	10	—	50	ns	—		
SP52	TscH2ssH TscL2ssH	SSx ↑ after SCKx Edge	1.5 TCY + 40	_		ns	See Note 4		

Note 1: These parameters are characterized, but are not tested in manufacturing.


2: Data in "Typical" column is at 3.3V, +25°C unless otherwise stated.

3: The minimum clock period for SCKx is 91 ns. Therefore, the SCK clock generated by the Master must not violate this specification.

AC CHARAG	CTERISTICS		$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extende} \end{array}$						
Maximum Data Rate	Master Transmit Only (Half-Duplex)	Master Transmit/Receive (Full-Duplex)	Slave Transmit/Receive (Full-Duplex)	СКЕ	СКР	SMP			
15 MHz	Table 30-41	—	_	0,1	0,1	0,1			
10 MHz	—	Table 30-42	—	1	0,1	1			
10 MHz	—	Table 30-43	—	0	0,1	1			
15 MHz	_	—	Table 30-44	1	0	0			
11 MHz	_	—	Table 30-45	1	1	0			
15 MHz	_	_	Table 30-46	0	1	0			
11 MHz	—	—	Table 30-47	0	0	0			

TABLE 30-40: SPI1 MAXIMUM DATA/CLOCK RATE SUMMARY

FIGURE 30-22: SPI1 MASTER MODE (HALF-DUPLEX, TRANSMIT ONLY CKE = 0) TIMING CHARACTERISTICS



^{© 2011-2012} Microchip Technology Inc.




FIGURE 30-23: SPI1 MASTER MODE (HALF-DUPLEX, TRANSMIT ONLY CKE = 1) TIMING CHARACTERISTICS

TABLE 30-41: SPI1 MASTER MODE (HALF-DUPLEX, TRANSMIT ONLY) TIMING REQUIREMENTS

AC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for Industrial} \\ -40^\circ C \leq TA \leq +125^\circ C \mbox{ for Extended} \end{array}$					
Param.	Symbol	Characteristic ⁽¹⁾	Min.	Typ. ⁽²⁾	Max.	Units	Conditions	
SP10	TscP	Maximum SCK Frequency	_		15	MHz	See Note 3	
SP20	TscF	SCKx Output Fall Time	—	—		ns	See parameter DO32 and Note 4	
SP21	TscR	SCKx Output Rise Time	—	—		ns	See parameter DO31 and Note 4	
SP30	TdoF	SDOx Data Output Fall Time	—	—	_	ns	See parameter DO32 and Note 4	
SP31	TdoR	SDOx Data Output Rise Time	—	—	-	ns	See parameter DO31 and Note 4	
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	—	6	20	ns	_	
SP36	TdiV2scH, TdiV2scL	SDOx Data Output Setup to First SCKx Edge	30	—	—	ns	_	

Note 1: These parameters are characterized, but are not tested in manufacturing.

2: Data in "Typical" column is at 3.3V, +25°C unless otherwise stated.

3: The minimum clock period for SCKx is 66.7 ns. Therefore, the clock generated in Master mode must not violate this specification.




FIGURE 30-24: SPI1 MASTER MODE (FULL-DUPLEX, CKE = 1, CKP = x, SMP = 1) TIMING CHARACTERISTICS

TABLE 30-42:SPI1 MASTER MODE (FULL-DUPLEX, CKE = 1, CKP = x, SMP = 1) TIMING
REQUIREMENTS

AC CHA	RACTERIST	$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for Industrial} \\ -40^\circ C \leq TA \leq +125^\circ C \mbox{ for Extended} \end{array}$					
Param.	Symbol	Characteristic ⁽¹⁾	Min.	Typ. ⁽²⁾	Max.	Units	Conditions
SP10	TscP	Maximum SCK Frequency	_	—	10	MHz	See Note 3
SP20	TscF	SCKx Output Fall Time	—	—	—	ns	See parameter DO32 and Note 4
SP21	TscR	SCKx Output Rise Time	_	—	—	ns	See parameter DO31 and Note 4
SP30	TdoF	SDOx Data Output Fall Time	_	—	_	ns	See parameter DO32 and Note 4
SP31	TdoR	SDOx Data Output Rise Time	_	—	_	ns	See parameter DO31 and Note 4
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	_	6	20	ns	_
SP36	TdoV2sc, TdoV2scL	SDOx Data Output Setup to First SCKx Edge	30	—	—	ns	_
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	30	—	—	ns	_
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	30	—		ns	

Note 1: These parameters are characterized, but are not tested in manufacturing.

2: Data in "Typical" column is at 3.3V, +25°C unless otherwise stated.

- **3:** The minimum clock period for SCKx is 100 ns. The clock generated in Master mode must not violate this specification.
- 4: Assumes 50 pF load on all SPIx pins.

© 2011-2012 Microchip Technology Inc.




FIGURE 30-25: SPI1 MASTER MODE (FULL-DUPLEX, CKE = 0, CKP = x, SMP = 1) TIMING CHARACTERISTICS

TABLE 30-43:SPI1 MASTER MODE (FULL-DUPLEX, CKE = 0, CKP = x, SMP = 1) TIMING
REQUIREMENTS

AC CHA	RACTERIST	ICS	$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$					
Param.	Symbol	Characteristic ⁽¹⁾	Min.	Typ. ⁽²⁾	Max.	Units	Conditions	
SP10	TscP	Maximum SCK Frequency		-	10	MHz	-40°C to +125°C and see Note 3	
SP20	TscF	SCKx Output Fall Time	_	—	_	ns	See parameter DO32 and Note 4	
SP21	TscR	SCKx Output Rise Time	_	—	_	ns	See parameter DO31 and Note 4	
SP30	TdoF	SDOx Data Output Fall Time	_	—	_	ns	See parameter DO32 and Note 4	
SP31	TdoR	SDOx Data Output Rise Time	_	—	_	ns	See parameter DO31 and Note 4	
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	_	6	20	ns	—	
SP36	TdoV2scH, TdoV2scL	SDOx Data Output Setup to First SCKx Edge	30	-	_	ns	—	
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	30	—	_	ns	—	
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	30	—	_	ns	—	

Note 1: These parameters are characterized, but are not tested in manufacturing.

2: Data in "Typical" column is at 3.3V, +25°C unless otherwise stated.

3: The minimum clock period for SCKx is 100 ns. The clock generated in Master mode must not violate this specification.




FIGURE 30-26: SPI1 SLAVE MODE (FULL-DUPLEX, CKE = 1, CKP = 0, SMP = 0) TIMING CHARACTERISTICS

^{© 2011-2012} Microchip Technology Inc.

TABLE 30-44:SPI1 SLAVE MODE (FULL-DUPLEX, CKE = 1, CKP = 0, SMP = 0) TIMING
REQUIREMENTS

АС СНА			$\begin{tabular}{lllllllllllllllllllllllllllllllllll$					
Param.	Symbol	Characteristic ⁽¹⁾	Min.	Тур. ⁽²⁾	Units	Conditions		
SP70	TscP	Maximum SCK Input Frequency	_		Lesser of FP or 15	MHz	See Note 3	
SP72	TscF	SCKx Input Fall Time	—	_	_	ns	See parameter DO32 and Note 4	
SP73	TscR	SCKx Input Rise Time	—	_	_	ns	See parameter DO31 and Note 4	
SP30	TdoF	SDOx Data Output Fall Time	—			ns	See parameter DO32 and Note 4	
SP31	TdoR	SDOx Data Output Rise Time	—			ns	See parameter DO31 and Note 4	
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	—	6	20	ns	—	
SP36	TdoV2scH, TdoV2scL	SDOx Data Output Setup to First SCKx Edge	30			ns	—	
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	30	_	_	ns	—	
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	30			ns	—	
SP50	TssL2scH, TssL2scL	SSx ↓ to SCKx ↑ or SCKx ↓ Input	120			ns	—	
SP51	TssH2doZ	SSx ↑ to SDOx Output High-Impedance ⁽⁴⁾	10	_	50	ns	-	
SP52	TscH2ssH TscL2ssH	SSx ↑ after SCKx Edge	1.5 TCY + 40		_	ns	See Note 4	
SP60	TssL2doV	SDOx Data Output Valid after SSx Edge	_		50	ns	—	

Note 1: These parameters are characterized, but are not tested in manufacturing.

2: Data in "Typical" column is at 3.3V, +25°C unless otherwise stated.

3: The minimum clock period for SCKx is 66.7 ns. Therefore, the SCK clock generated by the Master must not violate this specification.




FIGURE 30-27: SPI1 SLAVE MODE (FULL-DUPLEX, CKE = 1, CKP = 1, SMP = 0) TIMING CHARACTERISTICS

^{© 2011-2012} Microchip Technology Inc.


TABLE 30-45:SPI1 SLAVE MODE (FULL-DUPLEX, CKE = 1, CKP = 1, SMP = 0) TIMING
REQUIREMENTS


АС СНА		TICS	$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$					
Param.	Symbol	Characteristic ⁽¹⁾	Min.	Typ. ⁽²⁾	Max.	Units	Conditions	
SP70	TscP	Maximum SCK Input Frequency	_	—	Lesser of FP or 11	MHz	See Note 3	
SP72	TscF	SCKx Input Fall Time	—	—	_	ns	See parameter DO32 and Note 4	
SP73	TscR	SCKx Input Rise Time	—	_	_	ns	See parameter DO31 and Note 4	
SP30	TdoF	SDOx Data Output Fall Time	—	_	_	ns	See parameter DO32 and Note 4	
SP31	TdoR	SDOx Data Output Rise Time	—	—	_	ns	See parameter DO31 and Note 4	
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	—	6	20	ns	—	
SP36	TdoV2scH, TdoV2scL	SDOx Data Output Setup to First SCKx Edge	30	—		ns	_	
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	30	_		ns	—	
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	30	—		ns	_	
SP50	TssL2scH, TssL2scL	SSx ↓ to SCKx ↑ or SCKx ↓ Input	120	_	_	ns	—	
SP51	TssH2doZ	SSx ↑ to SDOx Output High-Impedance ⁽⁴⁾	10	_	50	ns	_	
SP52	TscH2ssH, TscL2ssH	SSx ↑ after SCKx Edge	1.5 TCY + 40	—	_	ns	See Note 4	
SP60	TssL2doV	SDOx Data Output Valid after SSx Edge	—	—	50	ns	—	

Note 1: These parameters are characterized, but are not tested in manufacturing.

2: Data in "Typical" column is at 3.3V, +25°C unless otherwise stated.

3: The minimum clock period for SCKx is 91 ns. Therefore, the SCK clock generated by the Master must not violate this specification.





^{© 2011-2012} Microchip Technology Inc.


TABLE 30-46:SPI1 SLAVE MODE (FULL-DUPLEX, CKE = 0, CKP = 1, SMP = 0) TIMING
REQUIREMENTS


АС СНА	AC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$					
Param.	Symbol	Characteristic ⁽¹⁾	Min.	Typ. ⁽²⁾	Max.	Units	Conditions		
SP70	TscP	Maximum SCK Input Frequency	—		15	MHz	See Note 3		
SP72	TscF	SCKx Input Fall Time	_	—	_	ns	See parameter DO32 and Note 4		
SP73	TscR	SCKx Input Rise Time	—	_	_	ns	See parameter DO31 and Note 4		
SP30	TdoF	SDOx Data Output Fall Time	—	_	_	ns	See parameter DO32 and Note 4		
SP31	TdoR	SDOx Data Output Rise Time	—	—	_	ns	See parameter DO31 and Note 4		
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	—	6	20	ns	—		
SP36	TdoV2scH, TdoV2scL	SDOx Data Output Setup to First SCKx Edge	30	—	_	ns	—		
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	30	—	_	ns	—		
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	30	_	_	ns	—		
SP50	TssL2scH, TssL2scL	SSx ↓ to SCKx ↑ or SCKx ↓ Input	120	—	_	ns	_		
SP51	TssH2doZ	SSx ↑ to SDOx Output High-Impedance ⁽⁴⁾	10	—	50	ns	—		
SP52	TscH2ssH, TscL2ssH	SSx ↑ after SCKx Edge	1.5 TCY + 40	_		ns	See Note 4		

Note 1: These parameters are characterized, but are not tested in manufacturing.

2: Data in "Typical" column is at 3.3V, +25°C unless otherwise stated.

3: The minimum clock period for SCKx is 66.7 ns. Therefore, the SCK clock generated by the Master must not violate this specification.





^{© 2011-2012} Microchip Technology Inc.

TABLE 30-47:SPI1 SLAVE MODE (FULL-DUPLEX, CKE = 0, CKP = 0, SMP = 0) TIMING
REQUIREMENTS


АС СНА	AC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$					
Param.	Symbol	Characteristic ⁽¹⁾	Min.	Typ. ⁽²⁾	Max.	Units	Conditions		
SP70	TscP	Maximum SCK Input Frequency	—	—	11	MHz	See Note 3		
SP72	TscF	SCKx Input Fall Time	—	—	_	ns	See parameter DO32 and Note 4		
SP73	TscR	SCKx Input Rise Time	_	—	_	ns	See parameter DO31 and Note 4		
SP30	TdoF	SDOx Data Output Fall Time	—	-	_	ns	See parameter DO32 and Note 4		
SP31	TdoR	SDOx Data Output Rise Time	—	_	_	ns	See parameter DO31 and Note 4		
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	—	6	20	ns	—		
SP36	TdoV2scH, TdoV2scL	SDOx Data Output Setup to First SCKx Edge	30	_	_	ns	—		
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	30	_	_	ns	—		
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	30	_	_	ns	—		
SP50	TssL2scH, TssL2scL	SSx ↓ to SCKx ↑ or SCKx ↓ Input	120	_	_	ns	_		
SP51	TssH2doZ	SSx ↑ to SDOx Output High-Impedance ⁽⁴⁾	10	—	50	ns	—		
SP52	TscH2ssH, TscL2ssH	SSx ↑ after SCKx Edge	1.5 TCY + 40	_		ns	See Note 4		

Note 1: These parameters are characterized, but are not tested in manufacturing.


2: Data in "Typical" column is at 3.3V, +25°C unless otherwise stated.

3: The minimum clock period for SCKx is 91 ns. Therefore, the SCK clock generated by the Master must not violate this specification.

dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X, AND PIC24EPXXXGP/MC20X







^{© 2011-2012} Microchip Technology Inc.


AC CHA	RACTER	ISTICS		Standard Operatin (unless otherwise Operating tempera	stated)		V to 3.6V ≤ +85°C for Industrial		
					$-40^{\circ}C \le TA \le +1$				
Param No.	Symbol	Characteristic		Min. ⁽¹⁾	Max.	Units	Conditions		
IM10	TLO:SCL	Clock Low Time	100 kHz mode	Tcy/2 (BRG + 2)	—	μS	_		
			400 kHz mode	Tcy/2 (BRG + 2)	—	μS	—		
			1 MHz mode ⁽²⁾	Tcy/2 (BRG + 2)	—	μS	—		
IM11	THI:SCL	Clock High Time	100 kHz mode	Tcy/2 (BRG + 2)	—	μS	_		
			400 kHz mode	Tcy/2 (BRG + 2)	—	μS	_		
			1 MHz mode ⁽²⁾	Tcy/2 (BRG + 2)	—	μS	_		
IM20	TF:SCL	SDAx and SCLx	100 kHz mode	_	300	ns	CB is specified to be		
		Fall Time	400 kHz mode	20 + 0.1 Св	300	ns	from 10 to 400 pF		
			1 MHz mode ⁽²⁾	_	100	ns			
IM21	TR:SCL	SDAx and SCLx	100 kHz mode	_	1000	ns	CB is specified to be		
		Rise Time	400 kHz mode	20 + 0.1 Св	300	ns	from 10 to 400 pF		
			1 MHz mode ⁽²⁾	_	300	ns			
IM25	TSU:DAT	Data Input	100 kHz mode	250	_	ns	—		
		Setup Time	400 kHz mode	100	—	ns			
			1 MHz mode ⁽²⁾	40	—	ns			
IM26	THD:DAT	Data Input	100 kHz mode	0	_	μS	—		
		Hold Time	400 kHz mode	0	0.9	μS			
			1 MHz mode ⁽²⁾	0.2	—	μS			
IM30	TSU:STA	Start Condition	100 kHz mode	Tcy/2 (BRG + 2)	—	μS	Only relevant for		
		Setup Time	400 kHz mode	Tcy/2 (BRG + 2)	—	μS	Repeated Start		
			1 MHz mode ⁽²⁾	Tcy/2 (BRG + 2)	—	μS	condition		
IM31	THD:STA	Start Condition	100 kHz mode	Tcy/2 (BRG + 2)	—	μS	After this period the		
		Hold Time	400 kHz mode	TCY/2 (BRG +2)	—	μS	first clock pulse is		
			1 MHz mode ⁽²⁾	Tcy/2 (BRG + 2)	—	μS	generated		
IM33	Tsu:sto	Stop Condition	100 kHz mode	Tcy/2 (BRG + 2)	—	μS	_		
		Setup Time	400 kHz mode	Tcy/2 (BRG + 2)	—	μS			
			1 MHz mode ⁽²⁾	Tcy/2 (BRG + 2)	—	μS			
IM34	THD:STO	Stop Condition	100 kHz mode	Tcy/2 (BRG + 2)	—	μS	_		
		Hold Time	400 kHz mode	Tcy/2 (BRG + 2)		μs			
			1 MHz mode ⁽²⁾	Tcy/2 (BRG + 2)	—	μS			
IM40	TAA:SCL	Output Valid	100 kHz mode	_	3500	ns	_		
		From Clock	400 kHz mode	—	1000	ns	—		
			1 MHz mode ⁽²⁾	_	400	ns	—		
IM45	TBF:SDA	Bus Free Time	100 kHz mode	4.7	—	μs	Time the bus must be		
			400 kHz mode	1.3	—	μs	free before a new		
			1 MHz mode ⁽²⁾	0.5	—	μS	transmission can start		
IM50	Св	Bus Capacitive L	oading	_	400	pF	_		
IM51	TPGD	Pulse Gobbler De		65	390	ns	See Note 3		

TABLE 30-48: I2Cx BUS DATA TIMING REQUIREMENTS (MASTER MODE)


Note 1: BRG is the value of the I²C Baud Rate Generator. Refer to Section 19. "Inter-Integrated Circuit (I²C[™])" (DS70330) in the "*dsPIC33E/PIC24E Family Reference Manual*". Please see the Microchip web site for the latest family reference manual sections.

- 2: Maximum pin capacitance = 10 pF for all I2Cx pins (for 1 MHz mode only).
- **3:** Typical value for this parameter is 130 ns.
- 4: These parameters are characterized, but not tested in manufacturing.

dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X, AND PIC24EPXXXGP/MC20X







^{© 2011-2012} Microchip Technology Inc.

АС СНА	RACTERI	STICS		$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$				
Param. No.	Symbol	Charac	teristic	Min.	Max.	Units	Conditions	
IS10	TLO:SCL	Clock Low Time	100 kHz mode	4.7	_	μS	—	
			400 kHz mode	1.3	—	μs	—	
			1 MHz mode ⁽¹⁾	0.5	—	μS	—	
IS11	THI:SCL	Clock High Time	100 kHz mode	4.0	—	μS	Device must operate at a minimum of 1.5 MHz	
			400 kHz mode	0.6	—	μS	Device must operate at a minimum of 10 MHz	
			1 MHz mode ⁽¹⁾	0.5	—	μs	_	
IS20	TF:SCL	SDAx and SCLx	100 kHz mode	—	300	ns	CB is specified to be from	
		Fall Time	400 kHz mode	20 + 0.1 Св	300	ns	10 to 400 pF	
			1 MHz mode ⁽¹⁾	—	100	ns		
IS21	TR:SCL	SDAx and SCLx	100 kHz mode	—	1000	ns	CB is specified to be from	
		Rise Time	400 kHz mode	20 + 0.1 Св	300	ns	10 to 400 pF	
			1 MHz mode ⁽¹⁾	—	300	ns		
IS25	TSU:DAT	Data Input	100 kHz mode	250	—	ns	—	
		Setup Time	400 kHz mode	100	—	ns		
			1 MHz mode ⁽¹⁾	100	—	ns		
IS26	THD:DAT	Data Input	100 kHz mode	0	—	μS	-	
		Hold Time	400 kHz mode	0	0.9	μS		
			1 MHz mode ⁽¹⁾	0	0.3	μs		
IS30	TSU:STA	Start Condition	100 kHz mode	4.7	—	μS	Only relevant for Repeated	
		Setup Time	400 kHz mode	0.6	—	μS	Start condition	
			1 MHz mode ⁽¹⁾	0.25	—	μs		
IS31	THD:STA	Start Condition	100 kHz mode	4.0	—	μS	After this period, the first	
		Hold Time	400 kHz mode	0.6	—	μS	clock pulse is generated	
			1 MHz mode ⁽¹⁾	0.25	—	μS		
IS33	Tsu:sto	Stop Condition	100 kHz mode	4.7	—	μS	—	
		Setup Time	400 kHz mode	0.6	—	μS		
			1 MHz mode ⁽¹⁾	0.6	—	μS		
IS34	THD:STO	Stop Condition	100 kHz mode	4	—	μs	—	
		Hold Time	400 kHz mode	0.6	—	μS		
			1 MHz mode ⁽¹⁾	0.25		μS		
IS40	TAA:SCL	Output Valid	100 kHz mode	0	3500	ns	—	
		From Clock	400 kHz mode	0	1000	ns		
			1 MHz mode ⁽¹⁾	0	350	ns		
IS45	TBF:SDA	Bus Free Time	100 kHz mode	4.7		μs	Time the bus must be free	
			400 kHz mode	1.3	—	μs	before a new transmission	
			1 MHz mode ⁽¹⁾	0.5		μS	can start	
IS50	Св	Bus Capacitive Lo	ading	—	400	pF	—	
IS51	TPGD	Pulse Gobbler De	lay	65	390	ns	See Note 2	

TABLE 30-49: I2Cx BUS DATA TIMING REQUIREMENTS (SLAVE MODE)

Note 1: Maximum pin capacitance = 10 pF for all I2Cx pins (for 1 MHz mode only).

2: The Typical value for this parameter is 130 ns.

3: These parameters are characterized, but not tested in manufacturing.

dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X, AND PIC24EPXXXGP/MC20X




TABLE 30-50: ECAN MODULE I/O TIMING REQUIREMENTS

AC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$					
Param No.	Symbol	Characteristic ⁽¹⁾	Min. Typ. ⁽²⁾ Max. Units Conditions					
CA10	TioF	Port Output Fall Time			_	ns	See parameter DO32	
CA11	TioR	Port Output Rise Time	— — ns See parameter DC				See parameter DO31	
CA20 Tcwf Pulse Width to Trigger CAN Wake-up Filter			120	_		ns	_	

Note 1: These parameters are characterized but not tested in manufacturing.

2: Data in "Typical" column is at 3.3V, +25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

FIGURE 30-35: UART MODULE I/O TIMING CHARACTERISTICS




TABLE 30-51: UART MODULE I/O TIMING REQUIREMENTS

AC CHARACTERISTICS			Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +125^{\circ}C$					
Param No.	Symbol Characteristic ⁽¹⁾			Min. Typ. ⁽²⁾ Max. Units Co				
UA10	Tuabaud	UART Baud Time	66.67		_	ns	_	
UA11	Fbaud	UART Baud Frequency	—		15	Mbps	—	
UA20	Tcwf	Start Bit Pulse Width to Trigger UART Wake-up	500	_		ns	—	

Note 1: These parameters are characterized but not tested in manufacturing.

2: Data in "Typical" column is at 3.3V, +25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

^{© 2011-2012} Microchip Technology Inc.

dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X, AND PIC24EPXXXGP/MC20X

DC CH	ARACTERIS	STICS	$\begin{array}{l} \mbox{Standard Operating Conditions (see Note 3): 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$						
Param No.	Symbol	Characteristic	Min.	Typ. ⁽¹⁾	Max.	Units	Conditions		
Compa	rator AC Cl	haracteristics							
CM10	TRESP	Response Time	_	19	—	ns	V+ input step of 100 mV V- input held at VDD/2		
CM11	Тмс2оv	Comparator Mode Change to Output Valid	_	_	10	μs	_		
Compa	rator DC CI	haracteristics							
CM30	VOFFSET	Comparator Offset Voltage	_	±10	_	mV	—		
CM31	VHYST	Input Hysteresis Voltage	_	30	—	mV	—		
CM32	Trise/ Tfall	Comparator Output Rise/Fall Time	_	20	_	ns	1 pF load capacitance on input		
CM33	Vgain	Open Loop Voltage Gain		90	—	db	—		
CM34	VICM	Input Common Mode Voltage	AVss	-	AVDD	V	—		
Op amp	o AC Chara	cteristics							
CM20	Sr	Slew Rate		9	_	V/µs	10 pF load		
CM21a	Рм	Phase Margin (Configuration A ⁽⁴⁾)	_	55	_	Degree	G = 100V/V; 10 pF load		
CM21b	Рм	Phase Margin (Configuration B ⁽⁵⁾)	_	40	_	Degree	G = 100V/V; 10 pF load		
CM22	Gм	Gain Margin	—	20	—	db	G = 100V/V; 10 pF load		
CM23a	GBW	Gain Bandwidth (Configuration A ⁽⁴⁾)	_	10	_	MHz	10 pF load		
CM23b		Gain Bandwidth (Configuration B ⁽⁵⁾)	_	6	—	MHz	10 pF load		
Op amp	o DC Chara	cteristics							
CM40	VCMR	Common Mode Input Voltage Range	AVss	_	AVDD	V	—		
CM41	CMRR	Common Mode Rejection ratio	_	40	_	db	Vcm = AVdd/2		
CM42	VOFFSET	Op amp Offset Voltage	—	±5	_	mV	—		
CM43	Vgain	Open Loop Voltage Gain		90	_	db			
CM44	los	Input Offset Current	_	_	_		See Pad leakage currents in Table 30-10		
CM45	Ів	Input Bias Current	_	-	_	—	See Pad leakage currents in Table 30-10		

TABLE 30-52: OP AMP/COMPARATOR SPECIFICATIONS

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

2: Resistances can vary by ±10% between Op amps.

4: See Figure 25-5 for configuration information.

5: See Figure 25-6 for configuration information.

^{3:} Device is functional at VBORMIN < VDD < VDDMIN, but will have degraded performance. Device functionality is tested, but not characterized. Analog modules: ADC, Op amp/Comparator, and Comparator voltage reference, will have degraded performance. Refer to parameter BO10 in Table 30-12 for the minimum and maximum BOR values.</p>

DC CHARACTERISTICS			$\begin{array}{llllllllllllllllllllllllllllllllllll$							
Param No.	Symbol	Characteristic	Min. Typ. ⁽¹⁾ Max. Units Conditions							
CM46	Ιουτ	Output Current	_		420	μA	With minimum value of RFEEDBACK (CM48)			
CM48	RFEEDBACK	Feedback Resistance Value	8		_	kΩ	—			
CM49a	VOADC	Output Voltage Measured at OAx using ADC ⁽⁴⁾	AVss + 0.077 AVss + 0.037 AVss + 0.018	—	AVDD – 0.077 AVDD – 0.037 AVDD – 0.018	V V V	Ιουτ = 420 μΑ Ιουτ = 200 μΑ Ιουτ = 100 μΑ			
CM49b	Vout	Output Voltage Measured at OAxOUT pin ^(4,5)	AVss + 0.210 AVss + 0.100 AVss + 0.050	—	AVDD - 0.210 AVDD - 0.100 AVDD - 0.050		Ιουτ = 420 μΑ Ιουτ = 200 μΑ Ιουτ = 100 μΑ			
CM51	RINT1 ⁽²⁾	Internal Resistance 1 (Configuration A ⁽⁴⁾ and B ⁽⁵⁾)	198 264 317 Ω Min = -40°C Typ = +25°C Max = +125°C Min = -40°C Min = -40°C							

TABLE 30-52: OP AMP/COMPARATOR SPECIFICATIONS (CONTINUED)

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

2: Resistances can vary by ±10% between Op amps.

3: Device is functional at VBORMIN < VDD < VDDMIN, but will have degraded performance. Device functionality is tested, but not characterized. Analog modules: ADC, Op amp/Comparator, and Comparator voltage reference, will have degraded performance. Refer to parameter BO10 in Table 30-12 for the minimum and maximum BOR values.

4: See Figure 25-5 for configuration information.

5: See Figure 25-6 for configuration information.

^{© 2011-2012} Microchip Technology Inc.

dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X, AND PIC24EPXXXGP/MC20X

TABLE 30-53: OP AMP/COMPARATOR REFERENCE VOLTAGE SETTLING TIME SPECIFICATIONS

AC CHA	RACTERIS	TICS	Standard Operating Conditions (see Note 2 (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ $-40^{\circ}C \le TA \le +125^{\circ}C$				+85°C for Industrial	
Param.	Symbol	Characteristic	Min. Typ. Max. Units Conditions					
VR310	TSET	Settling Time	— 1 10 μs See Note 1					

Note 1: Settling time measured while CVRR = 1 and CVR<3:0> bits transition from '0000' to '1111'.

2: Device is functional at VBORMIN < VDD < VDDMIN, but will have degraded performance. Device functionality is tested, but not characterized. Analog modules: ADC, Op amp/Comparator, and Comparator voltage reference, will have degraded performance. Refer to parameter BO10 in Table 30-12 for the minimum and maximum BOR values.

TABLE 30-54: OP AMP/COMPARATOR VOLTAGE REFERENCE SPECIFICATIONS

DC CHARACTERISTICS			Standard Operating Conditions (see Note 1): 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended							
Param No.	Symbol	Characteristics	Min. Typ. Max. Units Conditions							
VRD310	CVRES	Resolution	CVRSRC/24		CVRSRC/32	LSb	—			
VRD311	CVRAA	Absolute Accuracy	_	±25	—	mV	CVRSRC = 3.3V			
VRD313	CVRSRC	Input Reference Voltage	0 — AVDD + 0.3 V —							
VRD314	CVRout	Buffer Output Resistance	e — 1.5k — Ω —							

	DC CHAI	RACTERISTICS	$\begin{array}{llllllllllllllllllllllllllllllllllll$									
Param No.	Symbol	Characteristic	Min.	Тур.	Conditions							
CTMU CUR	CTMU CURRENT SOURCE											
CTMUI1	IOUT1	Base Range ⁽¹⁾		0.55		μA	CTMUICON<9:8> = 01					
CTMUI2	Ιουτ2	10x Range ⁽¹⁾	_	5.5		μA	CTMUICON<9:8> = 10					
CTMUI3	Ιουτ3	100x Range ⁽¹⁾	_	55	_	μA	CTMUICON<9:8> = 11					
CTMUI4	IOUT4	1000x Range ⁽¹⁾	_	550	_	μA	CTMUICON<9:8> = 00					
CTMUFV1	VF	Temperature Diode Forward Voltage ^(1,2)	—	0.598	_	V	TA = +25°C, CTMUICON<9:8> = 01					
			—	0.658	_	V	TA = +25°C, CTMUICON<9:8> = 10					
			—	0.721	_	V	TA = +25°C, CTMUICON<9:8> = 11					
CTMUFV2	VFVR	Temperature Diode Rate of	_	-1.92	_	mV/ºC	CTMUICON<9:8> = 01					
		Change ^(1,2)	_	-1.74	_	mV/ºC	CTMUICON<9:8> = 10					
			_	-1.56	_	mV/ºC	CTMUICON<9:8> = 11					

TABLE 30-55: CTMU CURRENT SOURCE SPECIFICATIONS

Note 1: Nominal value at center point of current trim range (CTMUICON<15:10> = 000000).

2: Parameters are characterized but not tested in manufacturing. Measurements taken with the following conditions:

- VREF+ = AVDD = 3.3V
- ADC configured for 10-bit mode
- ADC module configured for conversion speed of 500 ksps
- All PMD bits are cleared (PMDx = 0)
- Executing a while(1) statement
- Device operating from the FRC with no PLL

^{© 2011-2012} Microchip Technology Inc.

AC CH	ARACTER	RISTICS	$\begin{array}{l} \mbox{Standard Operating Conditions (see Note 1): 3.0V to 3.6V \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$						
Param No.	Symbol	Characteristic	Min.	Тур.	Max.	Units	Conditions		
			Device	Supply	/				
AD01	AVDD	Module VDD Supply	Greater of VDD – 0.3 or 3.0	_	Lesser of VDD + 0.3 or 3.6	V	_		
AD02	AVss	Module Vss Supply	Vss – 0.3	_	Vss + 0.3	V	—		
			Reference	ce Inpu	ts				
AD05	Vrefh	Reference Voltage High	AVss + 2.5	_	AVDD	V	See Note 1 VREFH = VREF+ VREFL = VREF-		
AD05a			3.0	_	3.6	V	VREFH = AVDD VREFL = AVSS = 0		
AD06	Vrefl	Reference Voltage Low	AVss	-	AVDD - 2.5	V	See Note 1		
AD06a			0	_	0	V	VREFH = AVDD VREFL = AVSS = 0		
AD07	Vref	Absolute Reference Voltage	2.5	—	3.6	V	VREF = VREFH - VREFL		
AD08	IREF	Current Drain	_		10 600	μΑ μΑ	ADC off ADC on		
AD09	IAD	Operating Current	_	5 2	_	mA mA	ADC operating in 10-bit mode, see Note 1 ADC operating in 12-bit		
							mode, see Note 1		
			Analo	g Input					
AD12	Vinh	Input Voltage Range VINH	VINL	_	Vrefh	V	This voltage reflects Sample and Hold Channels 0, 1, 2, and 3 (CH0-CH3), positive input		
AD13	VINL	Input Voltage Range VINL	VREFL		AVss + 1V	V	This voltage reflects Sample and Hold Channels 0, 1, 2, and 3 (CH0-CH3), negative input		
AD17	Rin	Recommended Imped- ance of Analog Voltage Source	_		200	Ω	Impedance to achieve maximum performance of ADC		

TABLE 30-56: ADC MODULE SPECIFICATIONS

АС СНА	RACTERIS	STICS	$\begin{array}{l} \mbox{Standard Operating Conditions (see Note 1): 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$						
Param No.	Symbol	Characteristic	Min.	Тур.	Max.	Units	Conditions		
		ADC Accuracy (12-bit Mod	de) – Mea	sureme	nts with	externa	I VREF+/VREF-		
AD20a	Nr	Resolution	1:	2 data bi	ts	bits			
AD21a	INL	Integral Nonlinearity	-2	—	+2	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V		
AD22a	DNL	Differential Nonlinearity	>-1		<1	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V		
AD23a	Gerr	Gain Error	1.25	1.5	3	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V		
AD24a	EOFF	Offset Error	1.25	1.52	2	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V		
AD25a	—	Monotonicity	—			—	Guaranteed		
		ADC Accuracy (12-bit Mo	de) – Mea	asureme	nts with	interna	VREF+/VREF-		
AD20a	Nr	Resolution	1:	2 data bi	ts	bits	—		
AD21a	INL	Integral Nonlinearity	-2		+2	LSb	VINL = AVSS = 0V, AVDD = 3.6V		
AD22a	DNL	Differential Nonlinearity	>-1		<1	LSb	VINL = AVSS = 0V, AVDD = 3.6V		
AD23a	Gerr	Gain Error	2	3	7	LSb	VINL = AVSS = 0V, AVDD = 3.6V		
AD24a	EOFF	Offset Error	2	3	5	LSb	VINL = AVSS = 0V, AVDD = 3.6V		
AD25a	_	Monotonicity	—	_	_	—	Guaranteed		
		Dynamie	c Perforn	nance (1	2-bit Mo	de)			
AD30a	THD	Total Harmonic Distortion		_	-75	dB	—		
AD31a	SINAD	Signal to Noise and Distortion	68.5	69.5	_	dB	—		
AD32a	SFDR	Spurious Free Dynamic Range	80	_		dB	_		
AD33a	Fnyq	Input Signal Bandwidth	_	_	250	kHz	—		
AD34a	ENOB	Effective Number of Bits	11.09	11.3	—	bits	—		

TABLE 30-57: ADC MODULE SPECIFICATIONS (12-BIT MODE)

AC CHA	RACTERIS	TICS	$\begin{array}{l} \mbox{Standard Operating Conditions (see Note 1): 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$						
Param No.	Symbol	Characteristic	Min.	Тур.	Max.	Units	Conditions		
		ADC Accuracy (10-bit Mode	e) – Meas	uremen	ts with e	xternal	VREF+/VREF-		
AD20b	Nr	Resolution	1() data bi	ts	bits	—		
AD21b	INL	Integral Nonlinearity	-1.5	—	+1.5	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V		
AD22b	DNL	Differential Nonlinearity	>-1	—	<1	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V		
AD23b	Gerr	Gain Error	1	3	6	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V		
AD24b	EOFF	Offset Error	1	2	3	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V		
AD25b	—	Monotonicity	—	_	—	_	Guaranteed		
		ADC Accuracy (10-bit Mode	e) – Meas	uremen	ts with ir	nternal ^v	VREF+/VREF-		
AD20b	Nr	Resolution	1(0 data bi	ts	bits	—		
AD21b	INL	Integral Nonlinearity	-1.5		+1.5	LSb	VINL = AVSS = 0V, AVDD = 3.6V		
AD22b	DNL	Differential Nonlinearity	>-1		<1	LSb	VINL = AVSS = 0V, AVDD = 3.6V		
AD23b	Gerr	Gain Error	1	5	6	LSb	VINL = AVSS = 0V, AVDD = 3.6V		
AD24b	EOFF	Offset Error	1	2	5	LSb	VINL = AVSS = 0V, AVDD = 3.6V		
AD25b	—	Monotonicity	—		—	—	Guaranteed		
		Dynamic	Performa	nce (10	-bit Mod	e)			
AD30b	THD	Total Harmonic Distortion	_		-64	dB	—		
AD31b	SINAD	Signal to Noise and Distortion	57	58.5		dB	_		
AD32b	SFDR	Spurious Free Dynamic Range	72		_	dB	_		
AD33b	Fnyq	Input Signal Bandwidth	_	_	550	kHz	_		
AD34b	ENOB	Effective Number of Bits	9.16	9.4		bits			

TABLE 30-58: ADC MODULE SPECIFICATIONS (10-BIT MODE)




FIGURE 30-36: ADC CONVERSION (12-BIT MODE) TIMING CHARACTERISTICS (ASAM = 0, SSRC<2:0> = 000, SSRCG = 0)

^{© 2011-2012} Microchip Technology Inc.

АС СНА	ARACTER	RISTICS	$\begin{tabular}{lllllllllllllllllllllllllllllllllll$								
Param No.	Symbol	Characteristic	Min. Typ. Max. Units Condition								
Clock Parameters											
AD50	TAD	ADC Clock Period	117.6	_	_	ns	_				
AD51	tRC	ADC Internal RC Oscillator Period	—	250		ns	—				
	•	Conv	version R	ate		-					
AD55	tCONV	Conversion Time	—	14 Tad		ns	—				
AD56	FCNV	Throughput Rate	—	_	500	Ksps	—				
AD57a	TSAMP	Sample Time when Sampling any ANx Input	3 Tad	_	_	_	_				
AD57b	TSAMP	Sample Time when Sampling the Op amp Outputs (Configuration $A^{(4)}$ and Configuration $B^{(5)}$)	3 Tad	—			_				
		Timin	g Parame	eters							
AD60	tPCS	Conversion Start from Sample Trigger ⁽⁶⁾	2 Tad	_	3 Tad	—	Auto convert trigger not selected				
AD61	tPSS	Sample Start from Setting Sample (SAMP) bit ⁽⁶⁾	2 Tad	—	3 Tad	_	_				
AD62	tcss	Conversion Completion to Sample Start (ASAM = 1) ⁽⁶⁾	—	0.5 TAD	_	—	_				
AD63	tdpu	Time to Stabilize Analog Stage from ADC Off to ADC On ⁽⁶⁾	—	—	20	μS	See Note 3				

TABLE 30-59: ADC CONVERSION (12-BIT MODE) TIMING REQUIREMENTS

Note 1: Because the sample caps will eventually lose charge, clock rates below 10 kHz may affect linearity performance, especially at elevated temperatures.

2: Device is functional at VBORMIN < VDD < VDDMIN, but will have degraded performance. Device functionality is tested, but not characterized. Analog modules: ADC, Op amp/Comparator, and Comparator voltage reference, will have degraded performance. Refer to parameter BO10 in Table 30-12 for the minimum and maximum BOR values.

3: The parameter tDPU is the time required for the ADC module to stabilize at the appropriate level when the module is turned on (ADON (AD1CON1<15>) = '1'). During this time, the ADC result is indeterminate.

- 4: See Figure 25-5 for configuration information.
- **5:** See Figure 25-6 for configuration information.

6: These parameters are characterized, but not tested in manufacturing.





FIGURE 30-38: ADC CONVERSION (10-BIT MODE) TIMING CHARACTERISTICS (CHPS<1:0> = 01, SIMSAM = 0, ASAM = 1, SSRC<2:0> = 111, SSRCG = 0, SAMC<4:0> = 00010)



AC CH	ARACTE	RISTICS	$\begin{array}{l} \mbox{Standard Operating Conditions (see Note 1): 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$						
Param No.	Symbol	Characteristic	Min.	Conditions					
		Cloc	k Parame	ters			•		
AD50	TAD	ADC Clock Period	76	_	_	ns	_		
AD51	tRC	ADC Internal RC Oscillator Period	—	250		ns	_		
Conversion Rate									
AD55	tCONV	Conversion Time		12 Tad	_		—		
AD56	FCNV	Throughput Rate	—	—	1.1	Msps	Using Simultaneous Sampling		
AD57a	TSAMP	Sample Time when Sampling any ANx Input	2 Tad	—	_	—	_		
AD57b	TSAMP	Sample Time when Sampling the Op amp Outputs (Configuration $A^{(4)}$ and Configuration $B^{(5)}$)	4 Tad	_	_	_	_		
		Timin	g Param	eters					
AD60	tPCS	Conversion Start from Sample Trigger ⁽⁶⁾	2 Tad	—	3 Tad	—	Auto-Convert Trigger not selected		
AD61	tPSS	Sample Start from Setting Sample (SAMP) bit ⁽⁶⁾	2 Tad	—	3 Tad	—	—		
AD62	tcss	Conversion Completion to Sample Start (ASAM = 1) ⁽⁶⁾	—	0.5 Tad	—	—	—		
AD63	tdpu	Time to Stabilize Analog Stage from ADC Off to ADC On ⁽⁶⁾	_	—	20	μS	See Note 3		

TABLE 30-60: ADC CONVERSION (10-BIT MODE) TIMING REQUIREMENTS

Note 1: Device is functional at VBORMIN < VDD < VDDMIN, but will have degraded performance. Device functionality is tested, but not characterized. Analog modules: ADC, Op amp/Comparator, and Comparator voltage reference, will have degraded performance. Refer to parameter BO10 in Table 30-12 for the minimum and maximum BOR values.

2: Because the sample caps will eventually lose charge, clock rates below 10 kHz may affect linearity performance, especially at elevated temperatures.

3: The parameter tDPU is the time required for the ADC module to stabilize at the appropriate level when the module is turned on (AD1CON1<ADON> = 1). During this time, the ADC result is indeterminate.


- 4: See Figure 25-5 for configuration information.
- 5: See Figure 25-6 for configuration information.
- 6: These parameters are characterized, but not tested in manufacturing.

TABLE 30-61: DMA MODULE TIMING REQUIREMENTS


AC CH	ARACTERISTICS	$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$						
Param No.	Characteristic	Min.	Тур.	Max.	Units	Conditions		
DM1	DMA Byte/Word Transfer Latency	1 Tcy ⁽²⁾ — — ns						


Note 1: These parameters are characterized, but not tested in manufacturing.

2: Because DMA transfers use the CPU data bus, this time is dependent on other functions on the bus.





© 2011-2012 Microchip Technology Inc.





DS70657F-page 464





© 2011-2012 Microchip Technology Inc.


NOTES:

Example

32.0 PACKAGING INFORMATION

32.1 Package Marking Information

28-Lead SPDIP (.300")




Legend	: XXX Y YY WW NNN @3 *	Customer-specific information Year code (last digit of calendar year) Year code (last 2 digits of calendar year) Week code (week of January 1 is week '01') Alphanumeric traceability code Pb-free JEDEC designator for Matte Tin (Sn) This package is Pb-free. The Pb-free JEDEC designator ((e3)) can be found on the outer packaging for this package.
Note:	In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information.	

© 2011-2012 Microchip Technology Inc.





28-Lead QFN-S (6x6x0.9 mm)



Example

32.1 Package Marking Information (Continued)






Example

32.2 Package Details

28-Lead Skinny Plastic Dual In-Line (SP) – 300 mil Body [SPDIP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		INCHES	
Dimension	n Limits	MIN	NOM	MAX
Number of Pins	Ν		28	
Pitch	е		.100 BSC	
Top to Seating Plane	Α	-	-	.200
Molded Package Thickness	A2	.120	.135	.150
Base to Seating Plane	A1	.015	-	_
Shoulder to Shoulder Width	E	.290	.310	.335
Molded Package Width	E1	.240	.285	.295
Overall Length	D	1.345	1.365	1.400
Tip to Seating Plane	L	.110	.130	.150
Lead Thickness	С	.008	.010	.015
Upper Lead Width	b1	.040	.050	.070
Lower Lead Width	b	.014	.018	.022
Overall Row Spacing §	eB	_	-	.430

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. § Significant Characteristic.


3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.

4. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-070B


For the most current package drawings, please see the Microchip Packaging Specification located at




28-Lead Plastic Small Outline (SO) - Wide, 7.50 mm Body [SOIC]

http://www.microchip.com/packaging


Note:







Microchip Technology Drawing C04-052C Sheet 1 of 2

^{© 2011-2012} Microchip Technology Inc.



28-Lead Plastic Small Outline (SO) - Wide, 7.50 mm Body [SOIC]





_	•	•	-	

Units		MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Number of Pins	Ν		28	
Pitch	е		1.27 BSC	
Overall Height	A	-	-	2.65
Molded Package Thickness	A2	2.05	-	-
Standoff §	A1	0.10	-	0.30
Overall Width	Ш	10.30 BSC		
Molded Package Width	E1	7.50 BSC		
Overall Length	D	17.90 BSC		
Chamfer (Optional)	h	0.25	-	0.75
Foot Length	L	0.40	-	1.27
Footprint	L1		1.40 REF	
Lead Angle	O	0°	-	-
Foot Angle	φ	0° - 8°		
Lead Thickness	c	0.18 - 0.33		
Lead Width	b	0.31 - 0.51		
Mold Draft Angle Top	α	5° - 15°		
Mold Draft Angle Bottom	β	5°	-	15°

Notes:


- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. § Significant Characteristic
- Dimension D does not include mold flash, protrusions or gate burrs, which shall not exceed 0.15 mm per end. Dimension E1 does not include interlead flash or protrusion, which shall not exceed 0.25 mm per side.
- Dimensioning and tolerancing per ASME Y14.5M BSC: Basic Dimension. Theoretically exact value shown without tolerances.
 - REF: Reference Dimension, usually without tolerance, for information purposes only.
- 5. Datums A & B to be determined at Datum H.

Microchip Technology Drawing C04-052C Sheet 2 of 2

dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X, AND PIC24EPXXXGP/MC20X

28-Lead Plastic Small Outline (SO) - Wide, 7.50 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

Units		N	ILLIMETER	S
Dimension	Dimension Limits		NOM	MAX
Contact Pitch	E	1.27 BSC		
Contact Pad Spacing	С		9.40	
Contact Pad Width (X28)	X			0.60
Contact Pad Length (X28)	Y			2.00
Distance Between Pads	Gx	0.67		
Distance Between Pads	G	7.40		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2052A

^{© 2011-2012} Microchip Technology Inc.



Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		MILLIMETERS		
Dimensio	Dimension Limits		NOM	MAX	
Number of Pins	Ν		28		
Pitch	е		0.65 BSC		
Overall Height	Α	-	-	2.00	
Molded Package Thickness	A2	1.65	1.75	1.85	
Standoff	A1	0.05	-	-	
Overall Width	E	7.40	7.80	8.20	
Molded Package Width	E1	5.00	5.30	5.60	
Overall Length	D	9.90	10.20	10.50	
Foot Length	L	0.55	0.75	0.95	
Footprint	L1		1.25 REF		
Lead Thickness	с	0.09	-	0.25	
Foot Angle	¢	0°	4°	8°	
Lead Width	b	0.22	-	0.38	

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.20 mm per side.
 Dimensioning and televancing per ASME X14 5M


- 3. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-073B

28-Lead Plastic Shrink Small Outline (SS) - 5.30 mm Body [SSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		MILLIMETERS		
Dimension	Dimension Limits		NOM	MAX	
Contact Pitch	E	0.65 BSC			
Contact Pad Spacing	С		7.20		
Contact Pad Width (X28)	X1			0.45	
Contact Pad Length (X28)	Y1			1.75	
Distance Between Pads	G	0.20			

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2073A

^{© 2011-2012} Microchip Technology Inc.

28-Lead Plastic Quad Flat, No Lead Package (MM) – 6x6x0.9 mm Body [QFN-S] with 0.40 mm Contact Length

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		MILLIMETERS		
Dimensio	n Limits	MIN	NOM	MAX	
Number of Pins	Ν		28		
Pitch	е		0.65 BSC		
Overall Height	А	0.80	0.90	1.00	
Standoff	A1	0.00	0.02	0.05	
Contact Thickness	A3	0.20 REF			
Overall Width	E		6.00 BSC		
Exposed Pad Width	E2	3.65	3.70	4.70	
Overall Length	D		6.00 BSC		
Exposed Pad Length	D2	3.65	3.70	4.70	
Contact Width	b	0.23	0.38	0.43	
Contact Length	L	0.30	0.40	0.50	
Contact-to-Exposed Pad	К	0.20	-	-	

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package is saw singulated.


3. Dimensioning and tolerancing per ASME Y14.5M.


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-124B

28-Lead Plastic Quad Flat, No Lead Package (MM) – 6x6x0.9 mm Body [QFN-S] with 0.40 mm Contact Length





Units			MILLIM	IETERS
Dimension Limits		MIN	NOM	MAX
Contact Pitch	E		0.65 BSC	
Optional Center Pad Width	W2			4.70
Optional Center Pad Length	T2			4.70
Contact Pad Spacing	C1		6.00	
Contact Pad Spacing	C2		6.00	
Contact Pad Width (X28)	X1			0.40
Contact Pad Length (X28)	Y1			0.85
Distance Between Pads	G	0.25		

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2124A

^{© 2011-2012} Microchip Technology Inc.


36-Lead Thermal Leadless Array Package (TL) – 5x5x0.9 mm Body with Exposed Pad [TLA]




Microchip Technology Drawing C04-187B Sheet 1 of 2

36-Lead Thermal Leadless Array Package (TL) – 5x5x0.9 mm Body with Exposed Pad [TLA]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging





DETAIL A

	N	IILLIMETER	S	
Dimension Limits		MIN	NOM	MAX
Number of Pins	N		36	
Number of Pins per Side	ND		10	
Number of Pins per Side	NE		8	
Pitch	е	0.50 BSC		
Overall Height	A	0.80	0.90	1.00
Standoff	A1	0.025	-	0.075
Overall Width	E	5.00 BSC		
Exposed Pad Width	E2	3.60	3.75	3.90
Overall Length	D	5.00 BSC		
Exposed Pad Length	D2	3.60	3.75	3.90
Contact Width	b	0.20	0.25	0.30
Contact Length	L	0.20	0.25	0.30
Contact-to-Exposed Pad	К	0.20	-	-

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.


2. Package is saw singulated.

3. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances. REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-187B Sheet 2 of 2


44-Lead Thermal Leadless Array Package (TL) – 6x6x0.9 mm Body with Exposed Pad [TLA]




Microchip Technology Drawing C04-157B Sheet 1 of 2

44-Lead Thermal Leadless Array Package (TL) – 6x6x0.9 mm Body with Exposed Pad [TLA]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging





DETAIL A

	MILLIMETERS			
Dimension Limits		MIN	NOM	MAX
Number of Pins	N		44	
Number of Pins per Side	ND		12	
Number of Pins per Side	NE		10	
Pitch	e	0.50 BSC		
Overall Height	A	0.80	0.90	1.00
Standoff	A1	0.025	-	0.075
Overall Width	E		6.00 BSC	
Exposed Pad Width	E2	4.40	4.55	4.70
Overall Length	D	6.00 BSC		
Exposed Pad Length	D2	4.40	4.55	4.70
Contact Width	b	0.20	0.25	0.30
Contact Length	L	0.20	0.25	0.30
Contact-to-Exposed Pad	K	0.20	-	-

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.


2. Package is saw singulated.


3. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-157B Sheet 2 of 2





UTIILS		IVITELIIVIE TERO			
	Dimension Limits	MIN	NOM	MAX	
Number of Leads	N		44		
Lead Pitch	е		0.80 BSC		
Overall Height	A	-	-	1.20	
Molded Package Thickness	A2	0.95	1.00	1.05	
Standoff	A1	0.05	-	0.15	
Foot Length	L	0.45	0.60	0.75	
Footprint	L1		1.00 REF		
Foot Angle	ф	0°	3.5°	7°	
Overall Width	E		12.00 BSC		
Overall Length	D		12.00 BSC		
Molded Package Width	E1		10.00 BSC		
Molded Package Length	D1		10.00 BSC		
Lead Thickness	С	0.09	-	0.20	
Lead Width	b	0.30	0.37	0.45	
Mold Draft Angle Top	α	11°	12°	13°	
Mold Draft Angle Bottom	β	11°	12°	13°	

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Chamfers at corners are optional; size may vary.

3. Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25 mm per side.

- 4. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.


REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-076B

dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X, AND PIC24EPXXXGP/MC20X

44-Lead Plastic Thin Quad Flatpack (PT) 10X10X1 mm Body, 2.00 mm Footprint [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

Units		N	ILLIMETER	S
Dimension	Limits	MIN	NOM	MAX
Contact Pitch	E		0.80 BSC	
Contact Pad Spacing	C1		11.40	
Contact Pad Spacing	C2		11.40	
Contact Pad Width (X44)	X1			0.55
Contact Pad Length (X44)	Y1			1.50
Distance Between Pads	G	0.25		


Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2076B

^{© 2011-2012} Microchip Technology Inc.



44-Lead Plastic Quad Flat, No Lead Package (ML) – 8x8 mm Body [QFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging

	Units	MILLIMETERS		3
	Dimension Limits	MIN	NOM	MAX
Number of Pins	N		44	
Pitch	е		0.65 BSC	
Overall Height	A	0.80	0.90	1.00
Standoff	A1	0.00	0.02	0.05
Contact Thickness	A3	0.20 REF		
Overall Width	E		8.00 BSC	
Exposed Pad Width	E2	6.30	6.45	6.80
Overall Length	D	8.00 BSC		
Exposed Pad Length	D2	6.30	6.45	6.80
Contact Width	b	0.25	0.30	0.38
Contact Length	L	0.30	0.40	0.50
Contact-to-Exposed Pad	K	0.20	_	_

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

-0-0-0-0-0-0-0-0-0-

2. Package is saw singulated.

A3

3. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.


REF: Reference Dimension, usually without tolerance, for information purposes only.

A1

Microchip Technology Drawing C04-103B

dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X, AND PIC24EPXXXGP/MC20X

For the most current package drawings, please see the Microchip Packaging Specification located at



44-Lead Plastic Quad Flat, No Lead Package (ML) – 8x8 mm Body [QFN]

http://www.microchip.com/packaging

Units			MILLIM	ETERS
Dimension Limits		MIN	NOM	MAX
Contact Pitch	E		0.65 BSC	
Optional Center Pad Width	W2			6.80
Optional Center Pad Length	T2			6.80
Contact Pad Spacing	C1		8.00	
Contact Pad Spacing	C2		8.00	
Contact Pad Width (X44)	X1			0.35
Contact Pad Length (X44)	Y1			0.80
Distance Between Pads	G	0.25		

Notes:

Note:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2103A

© 2011-2012 Microchip Technology Inc.


64-Lead Plastic Quad Flat, No Lead Package (MR) – 9x9x0.9 mm Body [QFN] With 7.15 x 7.15 Exposed Pad [QFN]



Microchip Technology Drawing C04-149C Sheet 1 of 2

64-Lead Plastic Quad Flat, No Lead Package (MR) – 9x9x0.9 mm Body [QFN] With 7.15 x 7.15 Exposed Pad [QFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Units		MILLIMETERS		S
Dimension	n Limits	MIN	NOM	MAX
Number of Pins	N	64		
Pitch	е		0.50 BSC	
Overall Height	Α	0.80	0.90	1.00
Standoff	A1	0.00	0.02	0.05
Contact Thickness A3 0.20 REF				
Overall Width	E	9.00 BSC		
Exposed Pad Width	E2	7.05 7.15 7.50		7.50
Overall Length	D	9.00 BSC		
Exposed Pad Length	D2	7.05	7.15	7.50
Contact Width	b	0.18	0.25	0.30
Contact Length	L	0.30	0.40	0.50
Contact-to-Exposed Pad K		0.20	-	-

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package is saw singulated.

3. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.


REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-149C Sheet 2 of 2

© 2011-2012 Microchip Technology Inc.

64-Lead Plastic Quad Flat, No Lead Package (MR) – 9x9x0.9 mm Body [QFN] With 0.40 mm Contact Length

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Units		MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Contact Pitch E			0.50 BSC	
Optional Center Pad Width	W2			7.35
Optional Center Pad Length	T2			7.35
Contact Pad Spacing	C1		8.90	
Contact Pad Spacing	C2		8.90	
Contact Pad Width (X64)	X1			0.30
Contact Pad Length (X64)	Y1			0.85
Distance Between Pads	G	0.20		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2149A

É E1 b 123 NOTE 2 NOTE 1 С A2 A1 L1 MILLIMETERS Units **Dimension Limits** MIN NOM MAX Number of Leads Ν 64 Lead Pitch 0.50 BSC е **Overall Height** Α 1.20 Molded Package Thickness A2 0.95 1.00 1.05 Standoff A1 0.05 0.15 _ 0.45 0.75 Foot Length L 0.60 1.00 REF Footprint L1

64-Lead Plastic Thin Quad Flatpack (PT) – 10x10x1 mm Body, 2.00 mm Footprint [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Chamfers at corners are optional; size may vary.

Foot Angle

Overall Width

Overall Length

Lead Thickness

Lead Width

Molded Package Width

Molded Package Length

Mold Draft Angle Top

Mold Draft Angle Bottom

3. Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25 mm per side.

ø

Е

D

E1

D1

с

b

α

β

0°

0.09

0.17

11°

11°

3.5°

12.00 BSC

12.00 BSC

10.00 BSC 10.00 BSC

_

0.22

12°

12°

7°

0.20

0.27

13°

13°


- 4. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-085B

64-Lead Plastic Thin Quad Flatpack (PT) 10x10x1 mm Body, 2.00 mm Footprint [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

Units		Ν	ILLIMETER	S
Dimension Limits		MIN	NOM	MAX
Contact Pitch	E		0.50 BSC	
Contact Pad Spacing	C1		11.40	
Contact Pad Spacing	C2		11.40	
Contact Pad Width (X64)	X1			0.30
Contact Pad Length (X64)	Y1			1.50
Distance Between Pads	G	0.20		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2085B

APPENDIX A: REVISION HISTORY

Revision A (April 2011)

This is the initial released version of the document.

Revision B (July 2011)

This revision includes minor typographical and formatting changes throughout the data sheet text.

All other major changes are referenced by their respective section in Table A-1.

TABLE A-1: MAJOR SECTION UPDATES

Section Name	Update Description
"High-Performance, 16-bit Digital Signal Controllers and Microcontrollers"	Changed all pin diagrams references of VLAP to TLA.
Section 4.0 "Memory Organization"	Updated the All Resets values for CLKDIV and PLLFBD in the System Control Register Map (see Table 4-35).
Section 5.0 "Flash Program Memory"	Updated "one word" to "two words" in the first paragraph of Section 5.2 "RTSP Operation" .
Section 9.0 "Oscillator Configuration"	Updated the PLL Block Diagram (see Figure 9-2). Updated the Oscillator Mode, Fast RC Oscillator (FRC) with divide-by-N and PLL (FRCPLL), by changing (FRCDIVN + PLL) to (FRCPLL).
	Changed (FRCDIVN + PLL) to (FRCPLL) for COSC<2:0> = 001 and NOSC<2:0> = 001 in the Oscillator Control Register (see Register 9-1).
	Changed the POR value from 0 to 1 for the DOZE<1:0> bits, from 1 to 0 for the FRCDIV<0> bit, and from 0 to 1 for the PLLPOST<0> bit; Updated the default definitions for the DOZE<2:0> and FRCDIV<2:0> bits and updated all bit definitions for the PLLPOST<1:0> bits in the Clock Divisor Register (see Register 9-2).
	Changed the POR value from 0 to 1 for the PLLDIV<5:4> bits and updated the default definitions for all PLLDIV<8:0> bits in the PLL Feedback Division Register (see Register 9-2).
Section 22.0 "Charge Time Measurement Unit (CTMU)"	Updated the bit definitions for the IRNG<1:0> bits in the CTMU Current Control Register (see Register 22-3).
Section 25.0 "Op amp/ Comparator Module"	Updated the voltage reference block diagrams (see Figure 25-1 and Figure 25-2).

^{© 2011-2012} Microchip Technology Inc.

TABLE A-1:MAJOR SECTION UPDATES (CONTINUED)

Section Name	Update Description
Section 30.0 "Electrical Characteristics"	Removed Voltage on VCAP with respect to Vss and added Note 5 in Absolute Maximum Ratings ⁽¹⁾ .
	Removed parameter DC18 (VCORE) and Note 3 from the DC Temperature and Voltage Specifications (see Table 30-4).
	Updated Note 1 in the DC Characteristics: Operating Current (IDD) (see Table 30-6).
	Updated Note 1 in the DC Characteristics: Idle Current (IIDLE) (see Table 30-7).
	Changed the Typical values for parameters DC60a-DC60d and updated Note 1 in the DC Characteristics: Power-down Current (IPD) (see Table 30-8).
	Updated Note 1 in the DC Characteristics: Doze Current (IDOZE) (see Table 30-9).
	Updated Note 2 in the Electrical Characteristics: BOR (see Table 30-12).
	Updated parameters CM20 and CM31, and added parameters CM44 and CM45 in the AC/DC Characteristics: Op amp/Comparator (see Table 30-14).
	Added the Op amp/Comparator Reference Voltage Settling Time Specifications (see Table 30-15).
	Added Op amp/Comparator Voltage Reference DC Specifications (see Table 30-16).
	Updated Internal FRC Accuracy parameter F20a (see Table 30-21).
	Updated the Typical value and Units for parameter CTMUI1, and added parameters CTMUI4, CTMUFV1, and CTMUFV2 to the CTMU Current Source Specifications (see Table 30-55).
Section 31.0 "Packaging Information"	Updated packages by replacing references of VLAP with TLA.
"Product Identification System"	Changed VLAP to TLA.

Revision C (December 2011)

This revision includes typographical and formatting changes throughout the data sheet text.

In addition, where applicable, new sections were added to each peripheral chapter that provide information and links to related resources, as well as helpful tips. For examples, see Section 20.1 "UART Helpful Tips" and Section 3.6 "CPU Resources". All occurrences of TLA were updated to VTLA throughout the document, with the exception of the pin diagrams (updated diagrams were not available at time of publication).

A new chapter, Section 31.0 "DC and AC Device Characteristics Graphs", was added.

All other major changes are referenced by their respective section in Table A-2.

Section Name	Update Description
"16-bit Microcontrollers and Digital Signal Controllers (up to 256 KB Flash and 32 KB SRAM) with High-Speed PWM, Op amps, and Advanced Analog"	The content on the first page of this section was extensively reworked to provide the reader with the key features and functionality of this device family in an "at-a-glance" format.
Section 1.0 "Device Overview"	Updated the dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X, and PIC24EPXXXGP/MC20X Block Diagram (see Figure 1-1), which now contains a CPU block and a reference to the CPU diagram. Updated the description and Note references in the Pinout I/O Descriptions for these
Section 2.0 "Guidelines for Getting Started with 16-bit Digital Signal Controllers and Microcontrollers"	pins: C1IN2-, C2IN2-, C3IN2-, OA1OUT, OA2OUT, and OA3OUT (see Table 1-1). Updated the Recommended Minimum Connection diagram (see Figure 2-1).
Section 3.0 "CPU"	Updated the dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X, and PIC24EPXXXGP/MC20X CPU Block Diagram (see Figure 3-1). Updated the Status register definition in the Programmer's Model (see Figure 3-2).
Section 4.0 "Memory Organization"	Updated the Data Memory Maps (see Figure 4-6 and Figure 4-11). Removed the DCB<1:0> bits from the OC1CON2, OC2CON2, OC3CON2, and OC4CON2 registers in the Output Compare 1 Through Output Compare 4 Register Map (see Table 4-10). Added the TRIG1 and TRGCON1 registers to the PWM1 Generator 1 Register Map (see Table 4-13). Added the TRIG2 and TRGCON2 registers to the PWM1 Generator 1 Register Map (see Table 4-14). Added the TRIG3 and TRGCON3 registers to the PWM1 Generator 1 Register Map (see Table 4-14). Added the TRIG3 and TRGCON3 registers to the PWM1 Generator 1 Register Map (see Table 4-15). Updated the second note in Section 4.7.1 "Bit-Reversed Addressing Implementation ".
Section 8.0 "Direct Memory Access (DMA)"	Updated the DMA Controller diagram (see Figure 8-1).
Section 14.0 "Input Capture"	Updated the bit values for the ICx clock source of the ICTSEL<12:10> bits in the ICxCON1 register (see Register 14-1).
Section 15.0 "Output Compare"	Updated the bit values for the OCx clock source of the OCTSEL<2:0> bits in the OCxCON1 register (see Register 15-1). Removed the DCB<1:0> bits from the Output Compare x Control Register 2 (see Register 15-2).

TABLE A-2: MAJOR SECTION UPDATES

^{© 2011-2012} Microchip Technology Inc.

Section Name	Update Description
Section 16.0 "High-Speed PWM Module (dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X Devices Only)"	Updated the High-Speed PWM Module Register Interconnection Diagram (see Figure 16-2). Added the TRGCONx and TRIGx registers (see Register 16-12 and Register 16-14, respectively).
Section 21.0 "Enhanced CAN (ECAN™) Module (dsPIC33EPXXXGP/MC50X Devices Only)"	Updated the CANCKS bit value definitions in CiCTRL1: ECAN Control Register 1 (see Register 21-1).
Section 22.0 "Charge Time Measurement Unit (CTMU)"	Updated the IRNG<1:0> bit value definitions and added Note 2 in the CTMU Current Control Register (see Register 22-3).
Section 25.0 "Op amp/ Comparator Module"	Updated the Op amp/Comparator I/O Operating Modes Diagram (see Figure 25-1). Updated the User-programmable Blanking Function Block Diagram (see Figure 25-3). Updated the Digital Filter Interconnect Block Diagram (see Figure 25-4). Added Section 25.1 "Op amp Application Considerations ". Added Note 2 to the Comparator Control Register (see Register 25-2). Updated the bit definitions in the Comparator Mask Gating Control Register (see Register 25-5).
Section 27.0 "Special Features"	Updated the FICD Configuration Register, updated Note 1, and added Note 3 in the Configuration Byte Register Map (see Table 27-1). Added Section 27.2 " User ID Words ".
Section 30.0 "Electrical Characteristics"	 Updated the following Absolute Maximum Ratings: Maximum current out of Vss pin Maximum current into VDD pin Added Note 1 to the Operating MIPS vs. Voltage (see Table 30-1).
	Updated all Idle Current (IIDLE) Typical and Maximum DC Characteristics values (see Table 30-7).
	Updated all Doze Current (IDOZE) Typical and Maximum DC Characteristics values (see Table 30-9).
	Added Note 2, removed parameter CM24, updated the Typical values parameters CM10, CM20, CM21, CM32, CM41, CM44, and CM45, and updated the Minimum values for CM40 and CM41, and the Maximum value for CM40 in the AC/DC Characteristics: Op amp/Comparator (see Table 30-14).
	Updated Note 2 and the Typical value for parameter VR310 in the Op amp/ Comparator Reference Voltage Settling Time Specifications (see Table 30-15).
	Added Note 1, removed parameter VRD312, and added parameter VRD314 to the Op amp/Comparator Voltage Reference DC Specifications (see Table 30-16).
	Updated the Minimum, Typical, and Maximum values for Internal LPRC Accuracy (see Table 30-22).
	Updated the Minimum, Typical, and Maximum values for parameter SY37 in the Reset, Watchdog Timer, Oscillator Start-up Timer, Power-up Timer Timing Requirements (see Table 30-24).
	The Maximum Data Rate values were updated for the SPI2 Maximum Data/Clock Rate Summary (see Table 30-35)

TABLE A-2: MAJOR SECTION UPDATES (CONTINUED)

Section Name	Update Description
Section 30.0 "Electrical	These SPI2 Timing Requirements were updated:
Characteristics" (Continued)	 Maximum value for parameter SP10 and the minimum clock period value for SCKx in Note 3 (see Table 30-36, Table 30-37, and Table 30-38)
	 Maximum value for parameter SP70 and the minimum clock period value for SCKx in Note 3 (see Table 30-40 and Table 30-42)
	The Maximum Data Rate values were updated for the SPI2 Maximum Data/Clock Rate Summary (see Table 30-43)
	These SPI1 Timing Requirements were updated:
	Maximum value for parameters SP10 and the minimum clock period value for SCKx in Note 3 (see Table 30-44, Table 30-45, and Table 30-46)
	Maximum value for parameters SP70 and the minimum clock period value for SCKx in Note 3 (see Table 30-47 through Table 30-50)
	 Minimum value for parameters SP40 and SP41 see Table 30-44 through Table 30-50)
	Updated all Typical values for the CTMU Current Source Specifications (see Table 30-55).
	Updated Note1, the Maximum value for parameter AD06, the Minimum value for AD07, and the Typical values for AD09 in the ADC Module Specifications (see Table 30-56).
	Added Note 1 to the ADC Module Specifications (12-bit Mode) (see Table 30-57).
	Added Note 1 to the ADC Module Specifications (10-bit Mode) (see Table 30-58).
	Updated the Minimum and Maximum values for parameter AD21b in the 10-bit Mode ADC Module Specifications (see Table 30-58).
	Updated Note 2 in the ADC Conversion (12-bit Mode) Timing Requirements (see Table 30-59).
	Updated Note 1 in the ADC Conversion (10-bit Mode) Timing Requirements (see Table 30-60).

TABLE A-2: MAJOR SECTION UPDATES (CONTINUED)

Revision D (December 2011)

This revision includes typographical and formatting changes throughout the data sheet text.

All other major changes are referenced by their respective section in Table A-3.

TABLE A-3: MAJOR SECTION UPDATES

Section Name	Update Description
"16-bit Microcontrollers and Digital Signal Controllers (up to 512 KB Flash and 48 KB SRAM) with High-Speed PWM, Op amps, and Advanced Analog"	Removed the Analog Comparators column and updated the Op amps/Comparators column in Table 1 and Table 2.
Section 21.0 "Enhanced CAN (ECAN™) Module (dsPIC33EPXXXGP/MC50X Devices Only)"	Updated the CANCKS bit value definitions in CiCTRL1: ECAN Control Register 1 (see Register 21-1).
Section 30.0 "Electrical Characteristics"	Updated the VBOR specifications and/or its related note in the following electrical characteristics tables: • Table 30-1 • Table 30-4 • Table 30-12 • Table 30-14 • Table 30-15 • Table 30-16 • Table 30-56 • Table 30-57 • Table 30-58 • Table 30-59 • Table 30-60

Revision E (April 2012)

This revision includes typographical and formatting changes throughout the data sheet text.

All other major changes are referenced by their respective section in Table A-3.

TABLE A-4:	MAJOR SECTION UPDATES
------------	-----------------------

Update Description
owing 512 KB devices were added to the General Purpose Families table (see): 4EP512GP202 4EP512GP204 4EP512GP206 C33EP512GP502 C33EP512GP504 C33EP512GP506 lowing 512 KB devices were added to the Motor Control Families table (see): 4EP512MC202 4EP512MC202 4EP512MC204 4EP512MC206 C33EP512MC204 C33EP512MC204 C33EP512MC204 C33EP512MC206 C33EP512MC206 C33EP512MC502 C33EP512MC502
C33EP512MC504 C33EP512MC506 Pin Diagrams were updated to include the new 512 KB devices.
a Program Memory Map for the new 512 KB devices (see Figure 4-4). a Data Memory Map for the new dsPIC 512 KB devices (see Figure 4-11). a Data Memory Map for the new PIC24 512 KB devices (see Figure 4-16).
d the VECNUM bits in the INTTREG register (see Register 7-7).
tip 6 to Section 11.5 "I/O Helpful Tips".
lowing modifications were made to the Configuration Byte Register Map (see 7-1): ed the column Device Memory Size (KB) oved Notes 1 through 4 ed addresses for the new 512 KB devices
d the Minimum value for parameter DC10 (see Table 30-4). Power-Down Current (Ipd) parameters for the new 512 KB devices (see 0-8). d the Minimum value for parameter CM34 (see Table 30-52). d the Minimum and Maximum values and the Conditions for paramteer SY12

Revision F (November 2012)

Removed "Preliminary" from data sheet footer.

^{© 2011-2012} Microchip Technology Inc.

NOTES:

INDEX

Α	
AC Characteristics	410
Capacitive Loading Requirements on Output Pins	410
Internal FRC Accuracy	412
Internal RC Accuracy	412
Load Conditions	410
ADC	
Initialization	319
Key Features	319
Analog-to-Digital Converter (ADC)	319
Arithmetic Logic Unit (ALU)	42
Assembler	
MPASM Assembler	394

В	
Bit-Reversed Addressing	
Example 1	13
Implementation1	12
Sequence Table (16-Entry)1	13
Bit-Reversed Addressing (dsPIC33EPXXXMC20X/50X	
and dsPIC33EPXXXGP50X Devices Only) 1	12
Block Diagrams	
16-bit Timer1 Module2	
ADC Conversion Clock Period 3	21
ADC1 and ADC2 Module 3	
Comparator I/O Operating Modes	51
Comparator Voltage Reference 3	
Connections for On-Chip Voltage Regulator	
CPU Core	
CRC Module 3	
CRC Shift Engine3	69
CTMU Configurations	
Time Measurement 3	
Digital Filter Interconnect	
dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X	·
and PIC24EPXXXGP/MC20X	
ECAN Module2	
Input Capture	
Oscillator System Diagram1	
Output Compare	
PLL	
Quadrature Encoder Interface	
Reset System	
Shared Port Structure1	
SPIx module	
Type B (Timer2 and Timer4)	
Type C (Timer3 and Timer5)2	
UART	
User Programmable Blanking Function	
Watchdog Timer (WDT)3	81 8

С

C Compilers	
MPLAB C18	
Charge Time Measurement Unit. See CTMU.	
Code Examples	
Port Write/Read	
PWRSAV Instruction Syntax	
Code Protection	375, 382
Configuring Analog Port Pins	
CPU	
Control Register	
CPU Clocking System	152

Sources	152
CRC	
User Interface	370
Data	370
CTMU Module	
Register Map	95
Customer Change Notification Service	505
Customer Notification Service	505
Customer Support	505

D

-	
Data Address Space	
Alignment	49
Memory Map for dsPIC33EP128MC20X/50X	
and dsPIC33EP128GP50X Devices	52
Memory Map for dsPIC33EP256MC20X/50X	
and dsPIC33EP256GP50X Devices	53
Memory Map for dsPIC33EP32MC20X/50X	
and dsPIC33EP32GP50X Devices	50
Memory Map for dsPIC33EP512MC20X/50X	
and dsPIC33EP512GP50X Devices	54
Memory Map for dsPIC33EP64MC20X/50X	
and dsPIC33EP64GP50X Devices	51
Memory Map for	
PIC24EP128GP/MC20X/50X Devices	57
Memory Map for	
PIC24EP256GP/MC20X/50X Devices	58
Memory Map for	
PIC24EP32GP/MC20X/50X Devices	55
Memory Map for	
PIC24EP512GP/MC20X/50X Devices	59
Memory Map for	
PIC24EP64GP/MC20X/50X Devices	
Near Data Space	
SFR	
Width	49
DC and AC Characteristics	
Graphs and Tables	
DC Characteristics	
BOR	
I/O Pin Input Specifications	
I/O Pin Output Specifications 4	
Idle Current (IDOZE)	
Idle Current (IIDLE)	
Internal Voltage Regulator	
Operating Current (IDD)	
Power-Down Current (IPD)	
Program Memory	
Temperature and Voltage Specifications	
Development Support	393
DMA Module	
DSADR register	
supported peripherals	
DMAC Registers	
DMAxCNT	
DMAxCON	
DMAxPAD	
DMAxREQ	
DMAxSTA	
DMAxSTB	
Doze Mode	
DSP Engine	42

© 2011-2012 Microchip Technology Inc.

Ε

ECAN Module	
CiBUFPNT1 register	299
CiBUFPNT2 register	
CiBUFPNT3 register	300
CiBUFPNT4 register	
CiCFG1 register	
CiCFG2 register	
CiCTRL1 register	290
CiCTRL2 register	
CiEC register	
CiFCTRL register	
CiFEN1 register	
CiFIFO register	
CIFMSKSEL1 register	
CiFMSKSEL2 register	
CiINTE register CiINTF register	
CiRXFnEID register	
CiRXFnSID register	
CiRXFUL1 register	
CiRXFUL2 register	
CiRXMnEID register	
CiRXMnSID register	
CiRXOVF1 register	
CiRXOVF2 register	
CiTRmnCON register	308
CiVEC register	292
Modes of Operation	289
Overview	287
ECAN Registers	
Acceptance Filter Enable Register (CiFEN1)	299
Acceptance Filter Extended Identifier Register n	
(CiRXFnEID)	
(CiRXFnEID) Acceptance Filter Mask Extended Identifier Register	'n
(CiRXFnEID) Acceptance Filter Mask Extended Identifier Register (CiRXMnEID)	n 305
(CiRXFnEID) Acceptance Filter Mask Extended Identifier Register (CiRXMnEID) Acceptance Filter Mask Standard Identifier Register	n 305 ern
(CiRXFnEID) Acceptance Filter Mask Extended Identifier Register (CiRXMnEID) Acceptance Filter Mask Standard Identifier Register (CiRXMnSID)	n 305 ern
(CiRXFnEID) Acceptance Filter Mask Extended Identifier Register (CiRXMnEID) Acceptance Filter Mask Standard Identifier Register (CiRXMnSID) Acceptance Filter Standard Identifier Register n	n 305 ern 305
(CiRXFnEID) Acceptance Filter Mask Extended Identifier Register (CiRXMnEID) Acceptance Filter Mask Standard Identifier Register (CiRXMnSID) Acceptance Filter Standard Identifier Register n (CiRXFnSID)	n 305 ern 305 302
(CiRXFnEID) Acceptance Filter Mask Extended Identifier Register (CiRXMnEID) Acceptance Filter Mask Standard Identifier Register (CiRXMnSID) Acceptance Filter Standard Identifier Register n (CiRXFnSID) Baud Rate Configuration Register 1 (CiCFG1)	n 305 ern 305 302 297
(CiRXFnEID) Acceptance Filter Mask Extended Identifier Register (CiRXMnEID) Acceptance Filter Mask Standard Identifier Register (CiRXMnSID) Acceptance Filter Standard Identifier Register n (CiRXFnSID) Baud Rate Configuration Register 1 (CiCFG1) Baud Rate Configuration Register 2 (CiCFG2)	n 305 ern 305 302 297 298
 (CiRXFnEID) Acceptance Filter Mask Extended Identifier Register (CiRXMnEID) Acceptance Filter Mask Standard Identifier Register (CiRXMnSID) Acceptance Filter Standard Identifier Register n (CiRXFnSID) Baud Rate Configuration Register 1 (CiCFG1) Baud Rate Configuration Register 2 (CiCFG2) Control Register 1 (CiCTRL1) 	n 305 ern 305 302 297 298 290
 (CiRXFnEID) Acceptance Filter Mask Extended Identifier Register (CiRXMnEID) Acceptance Filter Mask Standard Identifier Register (CiRXMnSID) Acceptance Filter Standard Identifier Register n (CiRXFnSID) Baud Rate Configuration Register 1 (CiCFG1) Baud Rate Configuration Register 2 (CiCFG2) Control Register 1 (CiCTRL1) Control Register 2 (CiCTRL2) 	n 305 ern 305 297 298 290 291
(CiRXFnEID) Acceptance Filter Mask Extended Identifier Register (CiRXMnEID) Acceptance Filter Mask Standard Identifier Register (CiRXMnSID) Acceptance Filter Standard Identifier Register n (CiRXFnSID) Baud Rate Configuration Register 1 (CiCFG1) Baud Rate Configuration Register 2 (CiCFG2) Control Register 1 (CiCTRL1)	n 305 er n 305 297 298 290 291 293
 (CiRXFnEID) Acceptance Filter Mask Extended Identifier Register (CiRXMnEID) Acceptance Filter Mask Standard Identifier Register (CiRXMnSID) Acceptance Filter Standard Identifier Register n (CiRXFnSID) Baud Rate Configuration Register 1 (CiCFG1) Baud Rate Configuration Register 2 (CiCFG2) Control Register 1 (CiCTRL1) Control Register 2 (CiCTRL2) FIFO Control Register (CiFCTRL) FIFO Status Register (CiFIFO) Filter 0-3 Buffer Pointer Register (CiBUFPNT1) 	n 305 er n 305 297 298 290 291 293 294 299
 (CiRXFnEID) Acceptance Filter Mask Extended Identifier Register (CiRXMnEID) Acceptance Filter Mask Standard Identifier Register (CiRXMnSID) Acceptance Filter Standard Identifier Register n (CiRXFnSID) Baud Rate Configuration Register 1 (CiCFG1) Baud Rate Configuration Register 2 (CiCFG2) Control Register 1 (CiCTRL1) Control Register 2 (CiCTRL2) FIFO Control Register (CiFCTRL) FIFO Status Register (CiFIFO) Filter 0-3 Buffer Pointer Register (CiBUFPNT1) Filter 12-15 Buffer Pointer Register (CiBUFPNT4) 	n 305 er n 305 297 298 290 291 293 294 299 301
 (CiRXFnEID) Acceptance Filter Mask Extended Identifier Register (CiRXMnEID) Acceptance Filter Mask Standard Identifier Register (CiRXMnSID) Acceptance Filter Standard Identifier Register n (CiRXFnSID) Baud Rate Configuration Register 1 (CiCFG1) Baud Rate Configuration Register 2 (CiCFG2) Control Register 1 (CiCTRL1) Control Register 2 (CiCTRL2) FIFO Control Register (CiFCTRL) FIFO Status Register (CiFIFO) Filter 0-3 Buffer Pointer Register (CiBUFPNT1) Filter 12-15 Buffer Pointer Register (CiFMSKSEL2) 	n 305 er n 305 297 298 290 291 293 294 299 301 304
 (CiRXFnEID) Acceptance Filter Mask Extended Identifier Register (CiRXMnEID) Acceptance Filter Mask Standard Identifier Register (CiRXMnSID) Acceptance Filter Standard Identifier Register n (CiRXFnSID) Baud Rate Configuration Register 1 (CiCFG1) Baud Rate Configuration Register 2 (CiCFG2) Control Register 1 (CiCTRL1) Control Register 2 (CiCTRL2) FIFO Control Register (CiFCTRL) FIFO Status Register (CiFIFO) Filter 0-3 Buffer Pointer Register (CiBUFPNT1) Filter 12-15 Buffer Pointer Register (CiFMSKSEL2) Filter 4-7 Buffer Pointer Register (CiBUFPNT2) 	n 305 er n 305 297 298 290 291 293 294 299 301 304 300
 (CiRXFnEID) Acceptance Filter Mask Extended Identifier Register (CiRXMnEID) Acceptance Filter Mask Standard Identifier Register (CiRXMnSID) Acceptance Filter Standard Identifier Register n (CiRXFnSID) Baud Rate Configuration Register 1 (CiCFG1) Baud Rate Configuration Register 2 (CiCFG2) Control Register 1 (CiCTRL1) Control Register 2 (CiCTRL2) FIFO Control Register (CiFCTRL) FIFO Status Register (CiFIFO) Filter 0-3 Buffer Pointer Register (CiBUFPNT1) Filter 12-15 Buffer Pointer Register (CiFMSKSEL2) Filter 4-7 Buffer Pointer Register (CiBUFPNT2) Filter 7-0 Mask Selection Register (CiFMSKSEL1). 	n 305 er n 305 297 298 290 291 293 294 299 301 304 300 303
 (CiRXFnEID) Acceptance Filter Mask Extended Identifier Register (CiRXMnEID) Acceptance Filter Mask Standard Identifier Register (CiRXMnSID) Acceptance Filter Standard Identifier Register n (CiRXFnSID) Baud Rate Configuration Register 1 (CiCFG1) Baud Rate Configuration Register 2 (CiCFG2) Control Register 1 (CiCTRL1) Control Register 2 (CiCTRL2) FIFO Control Register (CiFCTRL) FIFO Status Register (CiFIFO) Filter 0-3 Buffer Pointer Register (CiBUFPNT1) Filter 12-15 Buffer Pointer Register (CiFMSKSEL2) Filter 4-7 Buffer Pointer Register (CiFMSKSEL1) Filter 7-0 Mask Selection Register (CiFUFNT3) 	n 305 er n 305 297 298 290 291 293 294 299 301 304 300 303 300
 (CiRXFnEID) Acceptance Filter Mask Extended Identifier Register (CiRXMnEID) Acceptance Filter Mask Standard Identifier Register (CiRXMnSID) Acceptance Filter Standard Identifier Register n (CiRXFnSID) Baud Rate Configuration Register 1 (CiCFG1) Baud Rate Configuration Register 2 (CiCFG2) Control Register 1 (CiCTRL1) Control Register 2 (CiCTRL2) FIFO Control Register (CiFCTRL) FIFO Status Register (CiFIFO) Filter 0-3 Buffer Pointer Register (CiBUFPNT1) Filter 12-15 Buffer Pointer Register (CiFMSKSEL2) Filter 4-7 Buffer Pointer Register (CiFMSKSEL2) Filter 7-0 Mask Selection Register (CiFMSKSEL1) Filter 8-11 Buffer Pointer Register (CiBUFPNT3) Interrupt Code Register (CiVEC) 	n 305 er n 302 297 298 290 291 293 294 299 301 304 300 303 300 292
 (CiRXFnEID) Acceptance Filter Mask Extended Identifier Register (CiRXMnEID) Acceptance Filter Mask Standard Identifier Register (CiRXMnSID) Acceptance Filter Standard Identifier Register n (CiRXFnSID) Baud Rate Configuration Register 1 (CiCFG1) Baud Rate Configuration Register 2 (CiCFG2) Control Register 1 (CiCTRL1) Control Register 2 (CiCTRL2) FIFO Control Register (CiFCTRL) FIFO Status Register (CiFIFO) Filter 0-3 Buffer Pointer Register (CiBUFPNT1) Filter 12-15 Buffer Pointer Register (CiBUFPNT4) Filter 15-8 Mask Selection Register (CiFMSKSEL2) Filter 7-0 Mask Selection Register (CiBUFPNT3) Filter 8-11 Buffer Pointer Register (CiBUFPNT3) Interrupt Code Register (CiNTE) 	r n 305 er n 305 297 298 290 291 293 294 299 301 304 300 303 300 292 296
 (CiRXFnEID) Acceptance Filter Mask Extended Identifier Register (CiRXMnEID) Acceptance Filter Mask Standard Identifier Register (CiRXMnSID) Acceptance Filter Standard Identifier Register n (CiRXFnSID) Baud Rate Configuration Register 1 (CiCFG1) Baud Rate Configuration Register 2 (CiCFG2) Control Register 1 (CiCTRL1) Control Register 2 (CiCTRL2) FIFO Control Register (CiFCTRL) FIFO Status Register (CiFIFO) Filter 12-15 Buffer Pointer Register (CiBUFPNT1) Filter 15-8 Mask Selection Register (CiFMSKSEL2) Filter 4-7 Buffer Pointer Register (CiBUFPNT2) Filter 7-0 Mask Selection Register (CiBUFPNT3) Interrupt Code Register (CiVEC) Interrupt Enable Register (CiNTF) 	n 305 er n 305 297 298 290 291 293 294 299 301 304 300 303 300 292 296 295
 (CiRXFnEID) Acceptance Filter Mask Extended Identifier Register (CiRXMnEID) Acceptance Filter Mask Standard Identifier Register (CiRXMnSID) Acceptance Filter Standard Identifier Register n (CiRXFnSID) Baud Rate Configuration Register 1 (CiCFG1) Baud Rate Configuration Register 2 (CiCFG2) Control Register 1 (CiCTRL1) Control Register 2 (CiCTRL2) FIFO Control Register (CiFCTRL) FIFO Status Register (CiFIFO) Filter 12-15 Buffer Pointer Register (CiBUFPNT1) Filter 15-8 Mask Selection Register (CiFMSKSEL2) Filter 4-7 Buffer Pointer Register (CiBUFPNT2) Filter 7-0 Mask Selection Register (CiBUFPNT3) Interrupt Code Register (CiVEC) Interrupt Enable Register (CiNTF) Receive Buffer Full Register 1 (CiRXFUL1) 	r n 305 er n 305 297 298 290 291 293 294 299 301 304 300 292 296 295 306
 (CiRXFnEID) Acceptance Filter Mask Extended Identifier Register (CiRXMnEID) Acceptance Filter Mask Standard Identifier Register (CiRXMnSID) Acceptance Filter Standard Identifier Register n (CiRXFnSID) Baud Rate Configuration Register 1 (CiCFG1) Baud Rate Configuration Register 2 (CiCFG2) Control Register 1 (CiCTRL1) Control Register 2 (CiCTRL2) FIFO Control Register (CiFCTRL) FIFO Status Register (CiFIFO) Filter 12-15 Buffer Pointer Register (CiBUFPNT4) Filter 15-8 Mask Selection Register (CiBUFPNT4) Filter 7-0 Mask Selection Register (CiBUFPNT2) Filter 7-1 Buffer Pointer Register (CiBUFPNT3) Interrupt Code Register (CiINTE) Interrupt Flag Register (CiINTF) Receive Buffer Full Register 1 (CiRXFUL2) 	r n 305 er n 305 297 298 290 291 293 294 299 301 304 300 303 300 292 296 295 306
 (CiRXFnEID) Acceptance Filter Mask Extended Identifier Register (CiRXMnEID) Acceptance Filter Mask Standard Identifier Register (CiRXMnSID) Acceptance Filter Standard Identifier Register n (CiRXFnSID) Baud Rate Configuration Register 1 (CiCFG1) Baud Rate Configuration Register 2 (CiCFG2) Control Register 1 (CiCTRL1) Control Register 2 (CiCTRL2) FIFO Control Register (CiFUTRL) FIFO Status Register (CiFUTRL) Filter 0-3 Buffer Pointer Register (CiBUFPNT1) Filter 12-15 Buffer Pointer Register (CiBUFPNT4) Filter 15-8 Mask Selection Register (CiBUFPNT4) Filter 7-0 Mask Selection Register (CiBUFPNT2) Filter 7-0 Mask Selection Register (CiBUFPNT3) Interrupt Code Register (CiINTE) Interrupt Flag Register (CIINTE) Interrupt Flag Register (CIINTF) Receive Buffer Full Register 1 (CiRXFUL2) Receive Buffer Full Register 2 (CiRXFUL2) 	r n 305 er n 305 297 298 290 291 293 294 299 301 304 300 303 300 292 296 295 306 306 307
 (CiRXFnEID) Acceptance Filter Mask Extended Identifier Register (CiRXMnEID) Acceptance Filter Mask Standard Identifier Register (CiRXMnSID) Acceptance Filter Standard Identifier Register n (CiRXFnSID) Baud Rate Configuration Register 1 (CiCFG1) Baud Rate Configuration Register 2 (CiCFG2) Control Register 1 (CiCTRL1) Control Register 2 (CiCTRL2) FIFO Control Register (CiFUTRL) FIFO Status Register (CiFIFO) Filter 12-15 Buffer Pointer Register (CiBUFPNT1) Filter 15-8 Mask Selection Register (CiBUFPNT4) Filter 7-0 Mask Selection Register (CiBUFPNT2) Filter 7-0 Mask Selection Register (CiBUFPNT3) Interrupt Code Register (CiINTE) Interrupt Flag Register (CIINTE) Interrupt Flag Register (CIINTF) Receive Buffer Full Register 1 (CiRXFUL2) Receive Buffer Overflow Register 2 (CiRXOVF2) 	r n 305 er n 305 297 298 290 291 293 294 299 301 304 300 303 300 292 296 306 307 307
 (CiRXFnEID) Acceptance Filter Mask Extended Identifier Register (CiRXMnEID) Acceptance Filter Mask Standard Identifier Register (CiRXMnSID) Acceptance Filter Standard Identifier Register n (CiRXFnSID) Baud Rate Configuration Register 1 (CiCFG1) Baud Rate Configuration Register 2 (CiCFG2) Control Register 1 (CiCTRL1) Control Register 2 (CiCTRL2) FIFO Control Register (CiFUTRL) FIFO Status Register (CiFUTRL) Filter 0-3 Buffer Pointer Register (CiBUFPNT1) Filter 12-15 Buffer Pointer Register (CiBUFPNT4) Filter 15-8 Mask Selection Register (CiBUFPNT2) Filter 7-0 Mask Selection Register (CiBUFPNT2) Filter 7-0 Mask Selection Register (CiBUFPNT3) Interrupt Code Register (CiVEC) Interrupt Flag Register (CiINTF) Receive Buffer Full Register 1 (CiRXFUL1) Receive Buffer Full Register 2 (CiRXOVF2) Receive Buffer Overflow Register 2 (CiRXOVF2) Receive Overflow Register (CiRXOVF1) 	r n 305 er n 305 297 298 290 291 293 294 299 301 304 300 303 300 292 296 306 307 307 297
 (CiRXFnEID) Acceptance Filter Mask Extended Identifier Register (CiRXMnEID) Acceptance Filter Mask Standard Identifier Register (CiRXMnSID) Acceptance Filter Standard Identifier Register n (CiRXFnSID) Baud Rate Configuration Register 1 (CiCFG1) Baud Rate Configuration Register 2 (CiCFG2) Control Register 1 (CiCTRL1) Control Register 2 (CiCTRL2) FIFO Control Register (CiFIFO) FIFO Status Register (CiFIFO) Filter 0-3 Buffer Pointer Register (CiBUFPNT1) Filter 12-15 Buffer Pointer Register (CiBUFPNT4) Filter 12-15 Buffer Pointer Register (CiBUFPNT4) Filter 4-7 Buffer Pointer Register (CiBUFPNT2) Filter 8-11 Buffer Pointer Register (CiBUFPNT3) Interrupt Code Register (CiINTE) Interrupt Flag Register (CiINTF) Receive Buffer Full Register 1 (CiRXFUL1) Receive Buffer Full Register 2 (CiRXOVF2) Receive Buffer Overflow Register 2 (CiRXOVF2) Receive Buffer Overflow Register 2 (CiRXOVF2) Receive Register Cirror Count Register (CiEC) 	r n 305 er n 305 297 298 290 291 293 294 299 301 304 300 303 300 292 296 306 307 307 297 308
 (CiRXFnEID) Acceptance Filter Mask Extended Identifier Register (CiRXMnEID) Acceptance Filter Mask Standard Identifier Register (CiRXMnSID) Acceptance Filter Standard Identifier Register n (CiRXFnSID) Baud Rate Configuration Register 1 (CiCFG1) Baud Rate Configuration Register 2 (CiCFG2) Control Register 1 (CiCTRL1) Control Register 2 (CiCTRL2) FIFO Control Register (CiFUTRL) FIFO Status Register (CiFUTRL) Filter 0-3 Buffer Pointer Register (CiBUFPNT1) Filter 12-15 Buffer Pointer Register (CiBUFPNT4) Filter 15-8 Mask Selection Register (CiBUFPNT2) Filter 7-0 Mask Selection Register (CiBUFPNT2) Filter 7-0 Mask Selection Register (CiBUFPNT3) Interrupt Code Register (CiVEC) Interrupt Flag Register (CiINTF) Receive Buffer Full Register 1 (CiRXFUL1) Receive Buffer Full Register 2 (CiRXOVF2) Receive Buffer Overflow Register 2 (CiRXOVF2) Receive Overflow Register (CiRXOVF1) 	r n 305 er n 305 297 298 290 291 293 294 299 301 304 300 303 303 292 296 306 306 307 307 297 308
 (CiRXFnEID) Acceptance Filter Mask Extended Identifier Register (CiRXMnEID) Acceptance Filter Mask Standard Identifier Register (CiRXMnSID) Acceptance Filter Standard Identifier Register n (CiRXFnSID) Baud Rate Configuration Register 1 (CiCFG1) Baud Rate Configuration Register 2 (CiCFG2) Control Register 1 (CiCTRL1) Control Register 2 (CiCTRL2) FIFO Control Register (CiFIFO) FIFO Status Register (CiFIFO) Filter 0-3 Buffer Pointer Register (CiBUFPNT1) Filter 12-15 Buffer Pointer Register (CiBUFPNT4) Filter 12-15 Buffer Pointer Register (CiBUFPNT4) Filter 4-7 Buffer Pointer Register (CiBUFPNT2) Filter 7-0 Mask Selection Register (CiBUFPNT3) Filter 8-11 Buffer Pointer Register (CiBUFPNT3) Interrupt Code Register (CiINTE) Interrupt Flag Register (CiINTF) Receive Buffer Full Register 1 (CiRXFUL1) Receive Buffer Full Register 2 (CiRXOVF2) Receive Buffer Full Register 2 (CiRXOVF2) Receive Buffer Full Register 2 (CiRXOVF1) 	r n 305 er n 305 297 298 290 291 293 294 299 301 304 303 303 292 296 306 307 307 307 297 308 307

Device Operating Frequency	
Errata	20
F	
Flash Program Memory	
Control Registers	
Operations	
Programming Algorithm	120
RTSP Operation	118
Table Instructions	
Flexible Configuration	375
н	
High-Speed PWM	225
1	
I/O Ports	171
Parallel I/O (PIO)	
Write/Read Timing	
In-Circuit Debugger	
In-Circuit Emulation	
In-Circuit Serial Programming (ICSP)	
Input Capture	
Registers	
Input Change Notification	
Instruction Addressing Modes	
File Register Instructions	
Fundamental Modes Supported	110
MAC Instructions (dsPIC33EPXXXMC20X/50X	and
dsPIC33EPXXXGP50X Devices Only)	110
MCU Instructions	109
Move and Accumulator Instructions	
Other Instructions	110
Instruction Set	
Overview	386
Summary	383
Instruction-Based Power-Saving Modes	161
Idle	162
Sleep	162
Internal RC Oscillator	
Use with WDT	
Internet Address	
Interrupt Control and Status Registers	
IFSx	129
INTCON1	
INTCON2	
Interrupt Vector Table (IVT)	
Interrupts Coincident with Power Save Instructions	162
J	
JTAG Boundary Scan Interface	
	502
Μ	
Memory Organization	43
Microchip Internet Web Site	505
Modulo Addressing	
Applicability	
Operation Example	
Start and End Address	
W Address Register Selection	111
	and
dsPIC33EPXXXGP50X Devices Only)	
Most Recent RAM Address Low Register	
Most Recent RAM High Address	145

MPLAB Integrated Development Environment Software.	. 393
MPLAB PM3 Device Programmer	. 396
MPLAB REAL ICE In-Circuit Emulator System	. 395
MPLINK Object Linker/MPLIB Object Librarian	. 394

Ο

Open-Drain Configuration	172
Output Compare	219

Ρ

Packaging
Details
Marking
Peripheral Module Disable (PMD)
Peripheral Trigger Generator (PTG) Module
Peripherals supported by DMA
Pinout I/O Descriptions (table)
Power-Saving Features
Clock Frequency and Switching
Program Address Space
Construction114
Data Access from Program Memory Using
Table Instructions115
Data Access from, Address Generation 114
Memory Map 43, 44, 45, 46, 47
Table Read Instructions
TBLRDH115
TBLRDL 115
Program Memory
Organization
Reset Vector
Programmable CRC
Special Function Registers
Programmer's Model
Register Description
PTG
Introduction
-
0
Q
Q Quadrature Encoder Interface (QEI)249
Quadrature Encoder Interface (QEI)
Quadrature Encoder Interface (QEI)249
Quadrature Encoder Interface (QEI)249 R Reader Response
Quadrature Encoder Interface (QEI)
Quadrature Encoder Interface (QEI) 249 R 506 Register 506 PTG Adjust (PTGADJ) 344 PTG Literal (PTGL0) 344 PTG Step Queue Pointer (PTGQPTR) 345 PTG Step Queue Pointer Register 0 (PTGQUE0) 345 Register Maps ADC1 and ADC2 83
Quadrature Encoder Interface (QEI) 249 R 506 Register 506 PTG Adjust (PTGADJ) 344 PTG Literal (PTGL0) 344 PTG Step Queue Pointer (PTGQPTR) 345 PTG Step Queue Pointer Register 0 (PTGQUE0) 345 Register Maps ADC1 and ADC2 83 Comparator 95
Quadrature Encoder Interface (QEI) 249 R 506 Register 506 PTG Adjust (PTGADJ) 344 PTG Literal (PTGL0) 344 PTG Step Queue Pointer (PTGQPTR) 345 PTG Step Queue Pointer Register 0 (PTGQUE0) 345 Register Maps ADC1 and ADC2 83 COmparator 95 CPU Core (dsPIC33EPXXXMC20X/50X and
Quadrature Encoder Interface (QEI) 249 R 506 Register 506 PTG Adjust (PTGADJ) 344 PTG Literal (PTGL0) 344 PTG Step Queue Pointer (PTGQPTR) 345 PTG Step Queue Pointer Register 0 (PTGQUE0) 345 Register Maps ADC1 and ADC2 83 COmparator 95 CPU Core (dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X Devices Only)
Quadrature Encoder Interface (QEI) 249 R 506 Register 506 PTG Adjust (PTGADJ) 344 PTG Literal (PTGL0) 344 PTG Step Queue Pointer (PTGQPTR) 345 PTG Step Queue Pointer Register 0 (PTGQUE0) 345 Register Maps ADC1 and ADC2 83 COmparator 95 CPU Core (dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X Devices Only) 61 CPU Core (PIC24EPXXXGP/MC20X Devices Only) 61 CPU Core (PIC24EPXXXGP/MC20X Devices Only) 63
Quadrature Encoder Interface (QEI) 249 R 506 Register 506 PTG Adjust (PTGADJ) 344 PTG Literal (PTGL0) 344 PTG Step Queue Pointer (PTGQPTR) 345 PTG Step Queue Pointer Register 0 (PTGQUE0) 345 Register Maps ADC1 and ADC2 83 Comparator 95 CPU Core (dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X Devices Only) 61 CPU Core (PIC24EPXXXGP/MC20X Devices Only) 61 CPU Core for dsPIC33EPXXXGP50X and
Quadrature Encoder Interface (QEI) 249 R 506 Register 506 PTG Adjust (PTGADJ) 344 PTG Literal (PTGL0) 344 PTG Step Queue Pointer (PTGQPTR) 345 PTG Step Queue Pointer Register 0 (PTGQUE0) 345 Register Maps ADC1 and ADC2 83 Comparator 95 CPU Core (dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X Devices Only) 61 CPU Core for dsPIC33EPXXXGP50X and PIC24EPXXXGP20X Devices Only 63 CPU Core for dsPIC33EPXXXGP50X and PIC24EPXXXGP20X Devices Only
Quadrature Encoder Interface (QEI) 249 R 506 Register 506 PTG Adjust (PTGADJ) 344 PTG Literal (PTGL0) 344 PTG Step Queue Pointer (PTGQPTR) 345 PTG Step Queue Pointer Register 0 (PTGQUE0) 345 Register Maps ADC1 and ADC2 83 COmparator 95 CPU Core (dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X Devices Only) 61 CPU Core for dsPIC33EPXXXGP50X and PIC24EPXXXGP20X Devices Only) 63 CMAC 63
Quadrature Encoder Interface (QEI) 249 R 506 Register 506 PTG Adjust (PTGADJ) 344 PTG Literal (PTGL0) 344 PTG Step Queue Pointer (PTGQPTR) 345 PTG Step Queue Pointer Register 0 (PTGQUE0) 345 Register Maps ADC1 and ADC2 83 COmparator 95 CPU Core (dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X Devices Only) 61 CPU Core for dsPIC33EPXXXGP50X and PIC24EPXXXGP20X Devices Only) 63 0MAC 63 DMAC 96 ECAN1 (When WIN (C1CTRL) = 0 or 1) 61 0
Quadrature Encoder Interface (QEI) 249 R 506 Register 506 PTG Adjust (PTGADJ) 344 PTG Literal (PTGL0) 344 PTG Step Queue Pointer (PTGQPTR) 345 PTG Step Queue Pointer Register 0 (PTGQUE0) 345 Register Maps ADC1 and ADC2 83 Comparator 95 CPU Core (dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X Devices Only) 61 CPU Core for dsPIC33EPXXXGP50X and PIC24EPXXXGP20X Devices Only 63 0MAC 96 ECAN1 (When WIN (C1CTRL) = 0 or 1) dsPIC33EPXXXMC/GP50X Devices Only 84
Quadrature Encoder Interface (QEI) 249 R 506 Register 506 PTG Adjust (PTGADJ) 344 PTG Literal (PTGL0) 344 PTG Step Queue Pointer (PTGQPTR) 345 PTG Step Queue Pointer Register 0 (PTGQUE0) 345 Register Maps ADC1 and ADC2 83 Comparator 95 CPU Core (dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X Devices Only) 61 CPU Core for dsPIC33EPXXXGP50X and PIC24EPXXXGP20X Devices Only 63 0MAC 96 ECAN1 (When WIN (C1CTRL) = 0 or 1) dsPIC33EPXXMC/GP50X Devices Only 84 ECAN1 (When WIN (C1CTRL) = 0)
Quadrature Encoder Interface (QEI) 249 R 506 Register 506 PTG Adjust (PTGADJ) 344 PTG Literal (PTGL0) 344 PTG Step Queue Pointer (PTGQPTR) 345 PTG Step Queue Pointer Register 0 (PTGQUE0) 345 Register Maps ADC1 and ADC2 83 Comparator 95 CPU Core (dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X Devices Only) 61 CPU Core for dsPIC33EPXXXGP50X and PIC24EPXXXGP20X Devices Only 63 0MAC DMAC 96 ECAN1 (When WIN (C1CTRL) = 0 or 1) dsPIC33EPXXMC/GP50X Devices Only 84 ECAN1 (When WIN (C1CTRL) = 0) dsPIC33EPXXXMC/GP50X Devices Only 84
Quadrature Encoder Interface (QEI) 249 R 506 Register 506 PTG Adjust (PTGADJ) 344 PTG Literal (PTGL0) 344 PTG Step Queue Pointer (PTGQPTR) 345 PTG Step Queue Pointer Register 0 (PTGQUE0) 345 Register Maps ADC1 and ADC2 83 Comparator 95 CPU Core (dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X Devices Only) 61 CPU Core for dsPIC33EPXXXGP50X and PIC24EPXXXGP20X Devices Only 63 DMAC 96 ECAN1 (When WIN (C1CTRL) = 0 or 1) dsPIC33EPXXMC/GP50X Devices Only 84 84 ECAN1 (When WIN (C1CTRL) = 0) dsPIC33EPXXMC/GP50X Devices Only 84 84 ECAN1 (When WIN (C1CTRL) = 1) 1 1 1 1
Quadrature Encoder Interface (QEI)
Quadrature Encoder Interface (QEI) 249 R 506 Register 9TG Adjust (PTGADJ) 344 PTG Literal (PTGL0) 344 PTG Step Queue Pointer (PTGQPTR) 345 PTG Step Queue Pointer Register 0 (PTGQUE0) 345 Register Maps ADC1 and ADC2 83 Comparator 95 CPU Core (dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X Devices Only) 61 CPU Core (PIC24EPXXXGP/MC20X Devices Only) 63 CPU Core for dsPIC33EPXXXGP50X and PIC24EPXXXGP20X Devices Only 63 DMAC 96 ECAN1 (When WIN (C1CTRL) = 0 or 1) dsPIC33EPXXMC/GP50X Devices Only 84 ECAN1 (When WIN (C1CTRL) = 0) dsPIC33EPXXMC/GP50X Devices Only 84 ECAN1 (WIN (C1CTRL) = 1) dsPIC33EPXXMC/GP50X Devices Only 84 ECAN1 (WIN (C1CTRL) = 1) 35 12C1 and 12C2 81
Quadrature Encoder Interface (QEI)

(dsPIC33EPXXXGP50X Devices Only)68
Interrupt Controller (dsPIC33EPXXXMC20X Devices Only)70
Interrupt Controller (dsPIC33EPXXXMC50X Devices Only)
Interrupt Controller
(PIC24EPXXXGP20X Devices Only) 64 Interrupt Controller
(PIC24EPXXXMC20X Devices Only)
Output Compare 1 through Output Compare 16 76
Peripheral Pin Select Input
(dsPIC33EPXXXGP50X Devices Only)
Peripheral Pin Select Input (dsPIC33EPXXXMC20X Devices Only)
Peripheral Pin Select Input
(dsPIC33EPXXXMC50X Devices Only)
Peripheral Pin Select Input (PIC24EPXXXGP20X Devices Only)
Peripheral Pin Select Input
(PIC24EPXXXMC20X Devices Only)
Peripheral Pin Select Output
(dsPIC33EPXXXGP/MC202/502 and
PIC24EPXXXGP/MC202 Devices Only)
Peripheral Pin Select Output
(dsPIC33EPXXXGP/MC203/503 and
PIC24EPXXXGP/MC203 Devices Only)
Peripheral Pin Select Output
(dsPIC33EPXXXGP/MC204/504 and
PIC24EPXXXGP/MC204 Devices Only)
Peripheral Pin Select Output
(dsPIC33EPXXXGP/MC206/506 and
PIC24EPXXGP/MC206 Devices Only)
PMD (dsPIC33EPXXXMC50X Devices Only)
FIND (USFIC33EFAAAIVIC50A Devices Only)
PMD (PIC24EPXXXGP20X Devices Only)
PORTA
PORTA (PIC24EPXXXGP/MC202 and
PORTA (PIC24EPXXXGP/MC202 and dsPIC33EPXXXGP/MC202/502 Devices Only) 102
PORTA (PIC24EPXXXGP/MC202 and dsPIC33EPXXXGP/MC202/502 Devices Only) 102 PORTA
PORTA (PIC24EPXXXGP/MC202 and dsPIC33EPXXXGP/MC202/502 Devices Only) 102 PORTA (PIC24EPXXXGP/MC203 and
PORTA (PIC24EPXXXGP/MC202 and dsPIC33EPXXXGP/MC202/502 Devices Only) 102 PORTA (PIC24EPXXXGP/MC203 and dsPIC33EPXXXGP/MC203/503 Devices Only) 101
PORTA (PIC24EPXXXGP/MC202 and dsPIC33EPXXXGP/MC202/502 Devices Only) 102 PORTA (PIC24EPXXXGP/MC203 and
PORTA (PIC24EPXXXGP/MC202 and dsPIC33EPXXXGP/MC202/502 Devices Only) 102 PORTA (PIC24EPXXXGP/MC203 and dsPIC33EPXXXGP/MC203/503 Devices Only) 101 PORTA (PIC24EPXXXGP/MC204 and
PORTA (PIC24EPXXXGP/MC202 and dsPIC33EPXXXGP/MC202/502 Devices Only) 102 PORTA (PIC24EPXXXGP/MC203 and dsPIC33EPXXXGP/MC203/503 Devices Only) 101 PORTA
PORTA (PIC24EPXXXGP/MC202 and dsPIC33EPXXXGP/MC202/502 Devices Only) 102 PORTA (PIC24EPXXXGP/MC203 and dsPIC33EPXXXGP/MC203/503 Devices Only) 101 PORTA (PIC24EPXXXGP/MC204 and
PORTA (PIC24EPXXXGP/MC202 and dsPIC33EPXXXGP/MC202/502 Devices Only) 102 PORTA (PIC24EPXXXGP/MC203 and dsPIC33EPXXXGP/MC203/503 Devices Only) 101 PORTA (PIC24EPXXXGP/MC204 and dsPIC33EPXXXGP/MC204/504 Devices Only) 100 PORTA
PORTA (PIC24EPXXXGP/MC202 and dsPIC33EPXXXGP/MC202/502 Devices Only) 102 PORTA (PIC24EPXXXGP/MC203 and dsPIC33EPXXXGP/MC203/503 Devices Only) 101 PORTA (PIC24EPXXXGP/MC204 and dsPIC33EPXXXGP/MC204/504 Devices Only) 100 PORTA (PIC24EPXXXGP/MC206 and
PORTA (PIC24EPXXXGP/MC202 and dsPIC33EPXXXGP/MC202/502 Devices Only) 102 PORTA (PIC24EPXXXGP/MC203 and dsPIC33EPXXXGP/MC203/503 Devices Only) 101 PORTA (PIC24EPXXXGP/MC204 and dsPIC33EPXXXGP/MC204/504 Devices Only) 100 PORTA
PORTA (PIC24EPXXXGP/MC202 and dsPIC33EPXXXGP/MC202/502 Devices Only) 102 PORTA (PIC24EPXXXGP/MC203 and dsPIC33EPXXXGP/MC203/503 Devices Only) 101 PORTA (PIC24EPXXXGP/MC204 and dsPIC33EPXXXGP/MC204/504 Devices Only) 100 PORTA (PIC24EPXXXGP/MC206 and dsPIC33EPXXXGP/MC206/506 Devices Only) 97 PORTB
PORTA (PIC24EPXXXGP/MC202 and dsPIC33EPXXXGP/MC202/502 Devices Only) 102 PORTA (PIC24EPXXXGP/MC203 and dsPIC33EPXXXGP/MC203/503 Devices Only) 101 PORTA (PIC24EPXXXGP/MC204 and dsPIC33EPXXXGP/MC204/504 Devices Only) 100 PORTA (PIC24EPXXXGP/MC206 and dsPIC33EPXXXGP/MC206/506 Devices Only) 97 PORTB (PIC24EPXXXGP/MC202 and
PORTA (PIC24EPXXXGP/MC202 and dsPIC33EPXXXGP/MC202/502 Devices Only) 102 PORTA (PIC24EPXXXGP/MC203 and dsPIC33EPXXXGP/MC203/503 Devices Only) 101 PORTA (PIC24EPXXXGP/MC204 and dsPIC33EPXXXGP/MC204/504 Devices Only) 100 PORTA (PIC24EPXXXGP/MC206 and dsPIC33EPXXXGP/MC206/506 Devices Only) 97 PORTB (PIC24EPXXXGP/MC202 and dsPIC33EPXXXGP/MC202 and dsPIC33EPXXXGP/MC202/502
PORTA (PIC24EPXXXGP/MC202 and dsPIC33EPXXXGP/MC202/502 Devices Only) 102 PORTA (PIC24EPXXXGP/MC203 and dsPIC33EPXXXGP/MC203/503 Devices Only) 101 PORTA (PIC24EPXXXGP/MC204 and dsPIC33EPXXXGP/MC204/504 Devices Only) 100 PORTA (PIC24EPXXXGP/MC206 and dsPIC33EPXXXGP/MC206/506 Devices Only)97 PORTB (PIC24EPXXXGP/MC202 and dsPIC33EPXXXGP/MC202 and dsPIC33EPXXXGP/MC202 and dsPIC33EPXXXGP/MC202/502
PORTA (PIC24EPXXXGP/MC202 and dsPIC33EPXXXGP/MC202/502 Devices Only) 102 PORTA (PIC24EPXXXGP/MC203 and dsPIC33EPXXXGP/MC203/503 Devices Only) 101 PORTA (PIC24EPXXXGP/MC204 and dsPIC33EPXXXGP/MC204/504 Devices Only) 100 PORTA (PIC24EPXXXGP/MC206 and dsPIC33EPXXXGP/MC206/506 Devices Only) 97 PORTB (PIC24EPXXXGP/MC202 and dsPIC33EPXXXGP/MC202 and dsPIC33EPXXXGP/MC202/502 102 PORTB (PIC24EPXXXGP/MC203 and
PORTA (PIC24EPXXXGP/MC202 and dsPIC33EPXXXGP/MC202/502 Devices Only) 102 PORTA (PIC24EPXXXGP/MC203 and dsPIC33EPXXXGP/MC203/503 Devices Only) 101 PORTA (PIC24EPXXXGP/MC204 and dsPIC33EPXXXGP/MC204/504 Devices Only) 100 PORTA (PIC24EPXXXGP/MC206 and dsPIC33EPXXXGP/MC206 for Devices Only)97 PORTB (PIC24EPXXXGP/MC202 and dsPIC33EPXXXGP/MC202 and dsPIC33EPXXXGP/MC203 and dsPIC33EPXXXGP/MC203 and dsPIC33EPXXXGP/MC203/503 Devices Only) 101
PORTA (PIC24EPXXXGP/MC202 and dsPIC33EPXXXGP/MC202/502 Devices Only) 102 PORTA (PIC24EPXXXGP/MC203 and dsPIC33EPXXXGP/MC203/503 Devices Only) 101 PORTA (PIC24EPXXXGP/MC204 and dsPIC33EPXXXGP/MC204/504 Devices Only) 100 PORTA (PIC24EPXXXGP/MC206 and dsPIC33EPXXXGP/MC206/506 Devices Only)97 PORTB (PIC24EPXXXGP/MC202 and dsPIC33EPXXXGP/MC202 and dsPIC33EPXXXGP/MC203 and dsPIC33EPXXXGP/MC203 and dsPIC33EPXXXGP/MC203/503 Devices Only) 101 PORTB
PORTA (PIC24EPXXXGP/MC202 and dsPIC33EPXXXGP/MC202/502 Devices Only) 102 PORTA (PIC24EPXXXGP/MC203 and dsPIC33EPXXXGP/MC203/503 Devices Only) 101 PORTA (PIC24EPXXXGP/MC204 and dsPIC33EPXXXGP/MC206/506 Devices Only). 97 PORTB (PIC24EPXXXGP/MC206/506 Devices Only) 97 PORTB (PIC24EPXXXGP/MC202 and dsPIC33EPXXXGP/MC202/502 102 PORTB (PIC24EPXXXGP/MC203/503 Devices Only) 101 PORTB (PIC24EPXXXGP/MC203/503 Devices Only) 101 PORTB (PIC24EPXXXGP/MC203/503 Devices Only) 101 PORTB
PORTA (PIC24EPXXXGP/MC202 and dsPIC33EPXXXGP/MC202/502 Devices Only) 102 PORTA (PIC24EPXXXGP/MC203 and dsPIC33EPXXXGP/MC203/503 Devices Only) 101 PORTA (PIC24EPXXXGP/MC204 and dsPIC33EPXXXGP/MC206 and dsPIC33EPXXXGP/MC206/506 Devices Only) 97 PORTB (PIC24EPXXXGP/MC202 and dsPIC33EPXXXGP/MC202/502 102 PORTB (PIC24EPXXXGP/MC203 and dsPIC33EPXXXGP/MC203/503 Devices Only) 101 PORTB (PIC24EPXXXGP/MC203/503 Devices Only) 101 PORTB (PIC24EPXXXGP/MC204/504 Devices Only. 100
PORTA (PIC24EPXXXGP/MC202 and dsPIC33EPXXXGP/MC202/502 Devices Only) 102 PORTA (PIC24EPXXXGP/MC203 and dsPIC33EPXXXGP/MC203/503 Devices Only) 101 PORTA (PIC24EPXXXGP/MC204 and dsPIC33EPXXXGP/MC206/506 Devices Only). 97 PORTB (PIC24EPXXXGP/MC206/506 Devices Only) 97 PORTB (PIC24EPXXXGP/MC202 and dsPIC33EPXXXGP/MC202/502 102 PORTB (PIC24EPXXXGP/MC203 and dsPIC33EPXXXGP/MC203/503 Devices Only) 101 PORTB (PIC24EPXXXGP/MC204 and dsPIC33EPXXXGP/MC204 and dsPIC33EPXXXGP/MC204/504 Devices Only. 100 PORTB
PORTA (PIC24EPXXXGP/MC202 and dsPIC33EPXXXGP/MC202/502 Devices Only) 102 PORTA (PIC24EPXXXGP/MC203 and dsPIC33EPXXXGP/MC203/503 Devices Only) 101 PORTA (PIC24EPXXXGP/MC204 and dsPIC33EPXXXGP/MC206 and dsPIC33EPXXXGP/MC206 for Devices Only)97 PORTB (PIC24EPXXXGP/MC202 and dsPIC33EPXXXGP/MC202 and dsPIC33EPXXXGP/MC202 and dsPIC33EPXXXGP/MC202 and dsPIC33EPXXXGP/MC203 for Devices Only)102 PORTB (PIC24EPXXXGP/MC203 and dsPIC33EPXXXGP/MC203 and dsPIC33EPXXXGP/MC203 and dsPIC33EPXXXGP/MC203/503 Devices Only)101 PORTB (PIC24EPXXXGP/MC204 and dsPIC33EPXXXGP/MC204 for Devices Only100 PORTB (PIC24EPXXXGP/MC204/504 Devices Only100 PORTB (PIC24EPXXXGP/MC206
PORTA (PIC24EPXXXGP/MC202 and dsPIC33EPXXXGP/MC202/502 Devices Only) 102 PORTA (PIC24EPXXXGP/MC203 and dsPIC33EPXXXGP/MC203/503 Devices Only) 101 PORTA (PIC24EPXXXGP/MC204 and dsPIC33EPXXXGP/MC206 and dsPIC33EPXXXGP/MC206 for Devices Only)97 PORTB (PIC24EPXXXGP/MC202 and dsPIC33EPXXXGP/MC202 and dsPIC33EPXXXGP/MC203 and dsPIC33EPXXXGP/MC203 for Devices Only) 101 PORTB (PIC24EPXXXGP/MC203 and dsPIC33EPXXXGP/MC203/503 Devices Only) 101 PORTB (PIC24EPXXXGP/MC204 and dsPIC33EPXXXGP/MC204 for Devices Only. 100 PORTB (PIC24EPXXXGP/MC204 and dsPIC33EPXXXGP/MC204 and dsPIC33EPXXXGP/MC204 for Devices Only. 100 PORTB (PIC24EPXXXGP/MC204 and dsPIC33EPXXXGP/MC206 and dsPIC33EPXXXGP/MC206 for Devices Only. 100 PORTB
PORTA (PIC24EPXXXGP/MC202 and dsPIC33EPXXXGP/MC202/502 Devices Only) 102 PORTA (PIC24EPXXXGP/MC203 and dsPIC33EPXXXGP/MC203/503 Devices Only) 101 PORTA (PIC24EPXXXGP/MC204 and dsPIC33EPXXXGP/MC206 and dsPIC33EPXXXGP/MC206/506 Devices Only) 97 PORTB (PIC24EPXXXGP/MC202 and dsPIC33EPXXXGP/MC202/502 102 PORTB (PIC24EPXXXGP/MC203 and dsPIC33EPXXXGP/MC203/503 Devices Only) 101 PORTB (PIC24EPXXXGP/MC204 and dsPIC33EPXXXGP/MC204/504 Devices Only. 100 PORTB (PIC24EPXXXGP/MC204/504 Devices Only. 100 PORTB (PIC24EPXXXGP/MC204/504 Devices Only. 100 PORTB (PIC24EPXXXGP/MC206 and dsPIC33EPXXXGP/MC206/506 Devices Only. 97
PORTA (PIC24EPXXXGP/MC202 and dsPIC33EPXXXGP/MC202/502 Devices Only) 102 PORTA (PIC24EPXXXGP/MC203 and dsPIC33EPXXXGP/MC203/503 Devices Only) 101 PORTA (PIC24EPXXXGP/MC204 and dsPIC33EPXXXGP/MC206 and dsPIC33EPXXXGP/MC206 for Devices Only)97 PORTB (PIC24EPXXXGP/MC202 and dsPIC33EPXXXGP/MC202 and dsPIC33EPXXXGP/MC203 and dsPIC33EPXXXGP/MC203 for Devices Only) 101 PORTB (PIC24EPXXXGP/MC203 and dsPIC33EPXXXGP/MC203/503 Devices Only) 101 PORTB (PIC24EPXXXGP/MC204 and dsPIC33EPXXXGP/MC204 for Devices Only. 100 PORTB (PIC24EPXXXGP/MC204 and dsPIC33EPXXXGP/MC204 and dsPIC33EPXXXGP/MC204 for Devices Only. 100 PORTB (PIC24EPXXXGP/MC204 and dsPIC33EPXXXGP/MC206 and dsPIC33EPXXXGP/MC206 for Devices Only. 100 PORTB
PORTA (PIC24EPXXXGP/MC202 and dsPIC33EPXXXGP/MC202/502 Devices Only) 102 PORTA (PIC24EPXXXGP/MC203 and dsPIC33EPXXXGP/MC203/503 Devices Only) 101 PORTA (PIC24EPXXXGP/MC204 and dsPIC33EPXXXGP/MC206 and dsPIC33EPXXXGP/MC206/506 Devices Only) 97 PORTB (PIC24EPXXXGP/MC202 and dsPIC33EPXXXGP/MC202/502 102 PORTB (PIC24EPXXXGP/MC203 and dsPIC33EPXXXGP/MC203/503 Devices Only) 101 PORTB (PIC24EPXXXGP/MC204 and dsPIC33EPXXXGP/MC204/504 Devices Only. 100 PORTB (PIC24EPXXXGP/MC204/504 Devices Only. 100 PORTB (PIC24EPXXXGP/MC204/504 Devices Only. 100 PORTB (PIC24EPXXXGP/MC206 and dsPIC33EPXXXGP/MC206/506 Devices Only. 97
PORTA (PIC24EPXXXGP/MC202 and dsPIC33EPXXXGP/MC202/502 Devices Only) 102 PORTA (PIC24EPXXXGP/MC203 and dsPIC33EPXXXGP/MC203/503 Devices Only) 101 PORTA (PIC24EPXXXGP/MC204 and dsPIC33EPXXXGP/MC206 and dsPIC33EPXXXGP/MC206 for Devices Only)97 PORTB (PIC24EPXXXGP/MC202 and dsPIC33EPXXXGP/MC202 and dsPIC33EPXXXGP/MC203 for Devices Only) 101 PORTB (PIC24EPXXXGP/MC203 and dsPIC33EPXXXGP/MC203 and dsPIC33EPXXXGP/MC204 and dsPIC33EPXXXGP/MC204 for Devices Only. 100 PORTB (PIC24EPXXGP/MC204 and dsPIC33EPXXXGP/MC204 for Devices Only. 100 PORTB (PIC24EPXXXGP/MC204 for Devices Only. 100 PORTB (PIC24EPXXXGP/MC204 for Devices Only. 100 PORTB (PIC24EPXXXGP/MC206 and dsPIC33EPXXXGP/MC206/506 Devices Only) 97 PORTC
PORTA (PIC24EPXXXGP/MC202 and dsPIC33EPXXXGP/MC202/502 Devices Only) 102 PORTA (PIC24EPXXXGP/MC203 and dsPIC33EPXXXGP/MC203/503 Devices Only) 101 PORTA (PIC24EPXXXGP/MC204 and dsPIC33EPXXXGP/MC206 and dsPIC33EPXXXGP/MC206 bevices Only) 97 PORTB (PIC24EPXXXGP/MC202 and dsPIC33EPXXXGP/MC202/502 102 PORTB (PIC24EPXXXGP/MC203 and dsPIC33EPXXXGP/MC203/503 Devices Only) 101 PORTB (PIC24EPXXXGP/MC204 and dsPIC33EPXXXGP/MC204/504 Devices Only. 100 PORTB (PIC24EPXXXGP/MC204 and dsPIC33EPXXXGP/MC204/504 Devices Only. 100 PORTB (PIC24EPXXXGP/MC206 and dsPIC33EPXXXGP/MC206/506 Devices Only. 100 PORTB (PIC24EPXXXGP/MC206 and dsPIC33EPXXXGP/MC206/506 Devices Only. 100 PORTB (PIC24EPXXXGP/MC206 and dsPIC33EPXXXGP/MC206/506 Devices Only. 100 PORTB (PIC24EPXXXGP/MC206 and dsPIC33EPXXXGP/MC206/506 Devices Only. 100 PORTC (PIC23EPXXXGP/MC203 and
PORTA (PIC24EPXXXGP/MC202 and dsPIC33EPXXXGP/MC202/502 Devices Only) 102 PORTA (PIC24EPXXXGP/MC203 and dsPIC33EPXXXGP/MC203/503 Devices Only) 101 PORTA (PIC24EPXXXGP/MC204 and dsPIC33EPXXXGP/MC206 and dsPIC33EPXXXGP/MC206 bevices Only) 97 PORTB (PIC24EPXXXGP/MC202 and dsPIC33EPXXXGP/MC202/502 102 PORTB (PIC24EPXXXGP/MC203 and dsPIC33EPXXXGP/MC203/503 Devices Only) 101 PORTB (PIC24EPXXXGP/MC204 and dsPIC33EPXXXGP/MC204/504 Devices Only. 100 PORTB (PIC24EPXXXGP/MC204 and dsPIC33EPXXXGP/MC204/504 Devices Only. 100 PORTB (PIC24EPXXXGP/MC206 and dsPIC33EPXXXGP/MC206/506 Devices Only. 100 PORTC (PIC23EPXXXGP/MC203 and dsPIC33EPXXXGP/MC203 and dsPIC33EPXXX
PORTA (PIC24EPXXXGP/MC202 and dsPIC33EPXXXGP/MC202/502 Devices Only) 102 PORTA (PIC24EPXXXGP/MC203 and dsPIC33EPXXXGP/MC203/503 Devices Only) 101 PORTA (PIC24EPXXXGP/MC204 and dsPIC33EPXXXGP/MC206 and dsPIC33EPXXXGP/MC206 bevices Only) 97 PORTB (PIC24EPXXXGP/MC202 and dsPIC33EPXXXGP/MC202/502 102 PORTB (PIC24EPXXXGP/MC203 and dsPIC33EPXXXGP/MC203/503 Devices Only) 101 PORTB (PIC24EPXXXGP/MC204 and dsPIC33EPXXXGP/MC204/504 Devices Only. 100 PORTB (PIC24EPXXXGP/MC206 and dsPIC33EPXXXGP/MC206/506 Devices Only. 100 PORTB (PIC24EPXXXGP/MC206 and dsPIC33EPXXXGP/MC206/506 Devices Only. 100 PORTB (PIC24EPXXXGP/MC203 and dsPIC33EPXXXGP/MC206/506 Devices Only. 100 PORTC (PIC23EPXXXGP/MC203 and dsPIC33EPXXXGP/MC203 ond dsPIC33EPXXXGP/MC203 ond dsPIC3AEPXXXGP

 $\ensuremath{\textcircled{}^{\odot}}$ 2011-2012 Microchip Technology Inc.

dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X, AND PIC24EPXXXGP/MC20X

PORTC
(PIC24EPXXXGP/MC206 and
dsPIC33EPXXXGP/MC206/506 Devices Only)97
PORTD
(PIC24EPXXXGP/MC206 and
dsPIC33EPXXXGP/MC206/506 Devices Only)98 PORTE
(PIC24EPXXXGP/MC206 and
dsPIC33EPXXXGP/MC206/506 Devices Only)98
PORTF
(PIC24EPXXXGP/MC206 and
dsPIC33EPXXXGP/MC206/506 Devices Only)98
PORTG
(PIC24EPXXXGP/MC206 and
dsPIC33EPXXXGP/MC206/506 Devices Only)99
PWM (dsPIC33EPXXXMC20X/50X and
PIC24EPXXXMC20X/S0X and PIC24EPXXXMC20X Devices Only)
PWM Generator 1
(dsPIC33EPXXXMC20X/50X and
PIC24EPXXXMC20X Devices Only)
PWM Generator 2
(dsPIC33EPXXXMC20X/50X and
PIC24EPXXXMC20X Devices Only)79
PWM Generator 3
(dsPIC33EPXXXMC20X/50X and
PIC24EPXXXMC20X Devices Only)79
QEI1 Register Map
(dsPIC33EPXXXMC20X/50X and
PIC24EPXXXMC20X Devices Only)
Reference Clock 92 SPI1, SPI2, SPI3, and SPI4 82
System Control
Timer1 through Timer9
UART1, UART2, UART3, and UART4
Registers
AD1CHS0 (ADC1 Input Channel 0 Select) 329
AD1CHS123 (ADC1 Input Channel 1, 2, 3 Select) 328
AD1CON1 (ADC1 Control 1)
AD1CON2 (ADC1 Control 2)
AD1CON3 (ADC1 Control 3)
AD1CON4 (ADC1 Control 4)
AD1CSSH (ADC1 Input Scan Select High)
AD1CSSL (ADC1 Input Scan Select Low)
AUXCONX (PWM Auxiliary Control)
CHOP (PWM Chop Clock Generator)
CiBUFPNT1 (ECAN Filter 0-3 Buffer Pointer)
CiBUFPNT2 (ECAN Filter 4-7 Buffer Pointer)
CiBUFPNT3 (ECAN Filter 8-11 Buffer Pointer)
CiBUFPNT4 (ECAN Filter 12-15 Buffer Pointer) 301
CiCFG1 (ECAN Baud Rate Configuration 1)
CiCFG2 (ECAN Baud Rate Configuration 2)
CiCTRL1 (ECAN Control 1)290
CiCTRL2 (ECAN Control 2)
CIEC (ECAN Transmit/Receive Error Count)
CIFCTRL (ECAN FIFO Control)
CiFEN1 (ECAN Acceptance Filter Enable)
CiFIFO (ECAN FIFO Status)
CiFMSKSEL1 (ECAN Filter 7-0 Mask Selection)303 CiFMSKSEL2 (ECAN Filter 15-8 Mask Selection)304
CIFMSKSEL2 (ECAN Filter 15-8 Mask Selection)
CIINTE (ECAN Interrupt Flag)
CiRXFnEID (ECAN Acceptance Filter n
Extended Identifier)
,

CiRXFnSID (ECAN Acceptance Filter n	
Standard Identifier)	302
CiRXFUL1 (ECAN Receive Buffer Full 1)	
CiRXFUL2 (ECAN Receive Buffer Full 2)	306
CiRXMnEID (ECAN Acceptance Filter Mask n	
Extended Identifier)	305
CiRXMnSID (ECAN Acceptance Filter Mask n	
Standard Identifier)	
CiRXOVF1 (ECAN Receive Buffer Overflow 1)	
CiRXOVF2 (ECAN Receive Buffer Overflow 2)	
CiTRBnSID (ECAN Buffer n Standard Identifier)	309,
310, 312	
CiTRmnCON (ECAN TX/RX Buffer m Control)	
CiVEC (ECAN Interrupt Code)	
CLKDIV (Clock Divisor)	
CM4CON (Comparator Control 4)	
CMSTAT (Comparator Status)	
CMxCON (Comparator Control 1-3)	
CMxFLTR (Comparator Filter Control)	
CMxMSKCON (Comparator Mask Gating Control)	
CMxMSKSRC (Comparator Mask Source Control)	
CORCON (Core Control) 40,	
CTMUCON (CTMU Control) 315,	
CTMUCON1 (CTMU Control Register 1)	
CTMUCON1 (CTMU Control Register 2)	
CTMUICON (CTMU Current Control)	
CVRCON (Comparator Voltage Reference Control)	
DEVID (Device ID)	379
DEVREV (Device Revision)	
DTRx (PWM Dead-Time)	
FCLCONx (PWM Fault Current-Limit Control)	
I2CxCON (I2Cx Control)	276
I2CxMSK (I2Cx Slave Mode Address Mask)	
I2CxSTAT (I2Cx Status)	278
ICxCON1 (Input Capture x Control 1)	215
ICxCON2 (Input Capture x Control 2)	
IDNXxCNTH (Index Counter High Word)	
INDXxCNTL (Index Counter Low Word)	
INDXxHLD (Index Counter Hold)	
INTCON1 (Interrupt Control 1)	
INTCON2 (Interrupt Control 2)	
INTCON2 (Interrupt Control 3)	
INTCON4 (Interrupt Control 4)	
INTREG Interrupt Control and Status Register	
INTxHLDH (Interval Timer Hold High Word) INTxHLDL (Interval Timer Hold Low Word)	
INTXTEDL (Interval Timer Hold Low Word)	
INTXTMRH (Interval Timer High Word)	
IOCONx (PWM I/O Control)	
LEBCONX (Leading-Edge Blanking Control)	
LEBDLYx (Leading-Edge Blanking Delay)	
MDC (PWM Master Duty Cycle)	
NVMCOM (Flash Memory Control)	
NVMCON (Non-volatile (NVM) Memory Control)	
NVMKEY (Non-volatile Memory Key)	
OCxCON1 (Output Compare x Control 1)	
OCxCON2 (Output Compare x Control 2)	
OSCCON (Oscillator Control)	
OSCTUN (FRC Oscillator Tuning)	
PDCx (PWM Generator Duty Cycle)	
PHASEx (PWM Primary Phase Shift)	
PLLFBD (PLL Feedback Divisor)	
PMD1 (Peripheral Module Disable Control 1)	
PMD2 (Peripheral Module Disable Control 1)	
PMD3 (Peripheral Module Disable Control 2)	
· · · · · · · · · · · · · · · · · · ·	

DMD4 (Deripheral Madula Disable Control 4)	167
PMD4 (Peripheral Module Disable Control 4)	
PMD6 (Peripheral Module Disable Control 6)	168
PMD7 (Peripheral Module Disable Control 7)	169
POSxCNTH (Position Counter High Word)	258
POSxCNTL (Position Counter Low Word)	
POSxHLD (Position Counter Hold)	
PTCON (PWM Time Base Control)	
PTCON2 (Primary Master Clock Divider Select) .	232
PTG Broadcast Trigger Enable (PTGBTE)	
PTG Control (PTGCON)	
PTG Control/Status (PTGCST)	330
PTG Counter 0 Limit (PTGC0LIM)	
PTG Counter 1 Limit (PTGC1LIM)	
PTG Hold (PTGHOLD)	343
PTG Step Delay Limit (PTGSDLIM)	
PTG Timer0 Limit (PTGT0LIM)	
PTG Timer1 Limit (PTGT1LIM)	
PTPER (Primary Master Time Base Period)	233
PWMCONx (PWM Control)	
QEI1CON (QEI Control)	252
QEI1GECH (Greater Than or Equal Compare	
High Word)	262
QEI1GECL (Greater Than or Equal Compare	202
Low Word)	
QEI1ICH (Initialization/Capture High Word)	
QEI1ICL (Initialization/Capture Low Word)	260
QEI1IOC (QEI I/O Control)	254
QEI1LECH (Less Than or Equal Compare	
High Word)	261
	201
QEI1LECL (Less Than or Equal Compare	
Low Word)	
QEI1STAT (QEI Status)	256
RCON (Reset Control)	123
REFOCON (Reference Oscillator Control)	
RPINR0 (Peripheral Pin Select Input 0)	
RPINR1 (Peripheral Pin Select Input 1)	
RPINR11 (Peripheral Pin Select Input 11)	
RPINR12 (Peripheral Pin Select Input 12)	
RPINR14 (Peripheral Pin Select Input 14)	187
RPINR15 (Peripheral Pin Select Input 15)	188
RPINR18 (Peripheral Pin Select Input 18)	
RPINR19 (Peripheral Pin Select Input 19)	
RPINR20 (Peripheral Pin Select Input 20)	
RPINR23 (Peripheral Pin Select Input 23)	
RPINR26 (Peripheral Pin Select Input 26)	193
RPINR3 (Peripheral Pin Select Input 3)	182
RPINR37 (Peripheral Pin Select Input 37)	194
RPINR38 (Peripheral Pin Select Input 38)	
RPINR40 (Peripheral Pin Select Input 40)	
PDIND7 (Deripheral Din Salaat Input 7)	196
RPINR7 (Peripheral Pin Select Input 7)	196 183
RPINR8 (Peripheral Pin Select Input 8)	196 183 184
RPINR8 (Peripheral Pin Select Input 8) RPOR0 (Peripheral Pin Select Output 0)	196 183 184 197
RPINR8 (Peripheral Pin Select Input 8)	196 183 184 197
RPINR8 (Peripheral Pin Select Input 8) RPOR0 (Peripheral Pin Select Output 0) RPOR1 (Peripheral Pin Select Output 1)	196 183 184 197 197
RPINR8 (Peripheral Pin Select Input 8) RPOR0 (Peripheral Pin Select Output 0) RPOR1 (Peripheral Pin Select Output 1) RPOR2 (Peripheral Pin Select Output 2)	196 183 184 197 197 198
RPINR8 (Peripheral Pin Select Input 8) RPOR0 (Peripheral Pin Select Output 0) RPOR1 (Peripheral Pin Select Output 1) RPOR2 (Peripheral Pin Select Output 2) RPOR3 (Peripheral Pin Select Output 3)	196 183 184 197 197 198 198
RPINR8 (Peripheral Pin Select Input 8) RPOR0 (Peripheral Pin Select Output 0) RPOR1 (Peripheral Pin Select Output 1) RPOR2 (Peripheral Pin Select Output 2) RPOR3 (Peripheral Pin Select Output 3) RPOR4 (Peripheral Pin Select Output 4)	196 183 184 197 197 198 198 199
RPINR8 (Peripheral Pin Select Input 8) RPOR0 (Peripheral Pin Select Output 0) RPOR1 (Peripheral Pin Select Output 1) RPOR2 (Peripheral Pin Select Output 2) RPOR3 (Peripheral Pin Select Output 3) RPOR4 (Peripheral Pin Select Output 4) RPOR5 (Peripheral Pin Select Output 5)	196 183 184 197 197 198 198 199 199
RPINR8 (Peripheral Pin Select Input 8) RPOR0 (Peripheral Pin Select Output 0) RPOR1 (Peripheral Pin Select Output 1) RPOR2 (Peripheral Pin Select Output 2) RPOR3 (Peripheral Pin Select Output 3) RPOR4 (Peripheral Pin Select Output 4) RPOR5 (Peripheral Pin Select Output 5) RPOR6 (Peripheral Pin Select Output 6)	196 183 184 197 197 198 198 199 199 199
RPINR8 (Peripheral Pin Select Input 8) RPOR0 (Peripheral Pin Select Output 0) RPOR1 (Peripheral Pin Select Output 1) RPOR2 (Peripheral Pin Select Output 2) RPOR3 (Peripheral Pin Select Output 3) RPOR4 (Peripheral Pin Select Output 4) RPOR5 (Peripheral Pin Select Output 5) RPOR6 (Peripheral Pin Select Output 6) RPOR7 (Peripheral Pin Select Output 7)	196 183 184 197 197 198 198 199 199 199 200 200
RPINR8 (Peripheral Pin Select Input 8) RPOR0 (Peripheral Pin Select Output 0) RPOR1 (Peripheral Pin Select Output 1) RPOR2 (Peripheral Pin Select Output 2) RPOR3 (Peripheral Pin Select Output 3) RPOR4 (Peripheral Pin Select Output 4) RPOR5 (Peripheral Pin Select Output 5) RPOR6 (Peripheral Pin Select Output 6) RPOR7 (Peripheral Pin Select Output 7) RPOR8 (Peripheral Pin Select Output 8)	196 183 184 197 197 198 199 199 200 200 201
RPINR8 (Peripheral Pin Select Input 8) RPOR0 (Peripheral Pin Select Output 0) RPOR1 (Peripheral Pin Select Output 1) RPOR2 (Peripheral Pin Select Output 2) RPOR3 (Peripheral Pin Select Output 3) RPOR4 (Peripheral Pin Select Output 4) RPOR5 (Peripheral Pin Select Output 5) RPOR6 (Peripheral Pin Select Output 6) RPOR7 (Peripheral Pin Select Output 7)	196 183 184 197 197 198 199 199 200 200 201
RPINR8 (Peripheral Pin Select Input 8) RPOR0 (Peripheral Pin Select Output 0) RPOR1 (Peripheral Pin Select Output 1) RPOR2 (Peripheral Pin Select Output 2) RPOR3 (Peripheral Pin Select Output 3) RPOR4 (Peripheral Pin Select Output 4) RPOR5 (Peripheral Pin Select Output 5) RPOR6 (Peripheral Pin Select Output 6) RPOR7 (Peripheral Pin Select Output 7) RPOR8 (Peripheral Pin Select Output 8) RPOR9 (Peripheral Pin Select Output 9)	196 183 184 197 197 198 198 198 199 200 200 201
RPINR8 (Peripheral Pin Select Input 8) RPOR0 (Peripheral Pin Select Output 0) RPOR1 (Peripheral Pin Select Output 1) RPOR2 (Peripheral Pin Select Output 2) RPOR3 (Peripheral Pin Select Output 3) RPOR4 (Peripheral Pin Select Output 4) RPOR5 (Peripheral Pin Select Output 5) RPOR6 (Peripheral Pin Select Output 6) RPOR7 (Peripheral Pin Select Output 6) RPOR8 (Peripheral Pin Select Output 7) RPOR8 (Peripheral Pin Select Output 8) RPOR9 (Peripheral Pin Select Output 9) SEVTCMP (Primary Special Event Compare)	196 183 184 197 197 198 198 199 200 200 201 201 201 233
RPINR8 (Peripheral Pin Select Input 8) RPOR0 (Peripheral Pin Select Output 0) RPOR1 (Peripheral Pin Select Output 1) RPOR2 (Peripheral Pin Select Output 2) RPOR3 (Peripheral Pin Select Output 3) RPOR4 (Peripheral Pin Select Output 4) RPOR5 (Peripheral Pin Select Output 5) RPOR6 (Peripheral Pin Select Output 5) RPOR7 (Peripheral Pin Select Output 6) RPOR8 (Peripheral Pin Select Output 7) RPOR8 (Peripheral Pin Select Output 8) RPOR9 (Peripheral Pin Select Output 9) SEVTCMP (Primary Special Event Compare) SPIXCON1 (SPIX Control 1)	196 183 184 197 197 198 198 198 199 200 200 201 201 201 201 201 201 201 201
RPINR8 (Peripheral Pin Select Input 8) RPOR0 (Peripheral Pin Select Output 0) RPOR1 (Peripheral Pin Select Output 1) RPOR2 (Peripheral Pin Select Output 2) RPOR3 (Peripheral Pin Select Output 3) RPOR4 (Peripheral Pin Select Output 4) RPOR5 (Peripheral Pin Select Output 5) RPOR6 (Peripheral Pin Select Output 6) RPOR7 (Peripheral Pin Select Output 6) RPOR8 (Peripheral Pin Select Output 7) RPOR8 (Peripheral Pin Select Output 8) RPOR9 (Peripheral Pin Select Output 9) SEVTCMP (Primary Special Event Compare)	196 183 184 197 197 198 198 198 199 200 200 201 201 201 233 270 271

SR (CPU Status)	38, 130
T1CON (Timer1 Control)	
TRGCONx (PWM Trigger Control)	
TRIGx (PWM Primary Trigger Compare Value)	
TxCON (T2CON or T4CON Control)	
TyCON (T3CON or T5CON Control)	
UxMODE (UARTx Mode)	
UxSTA (UARTx Status and Control)	285
VELxCNT (Velocity Counter)	259
Reset	
Illegal Opcode	121
Uninitialized W Register	121
Reset Sequence	125
Resets	121
Resources Required for Digital PFC	30, 32
. •	

S

Serial Peripheral Interface (SPI)	. 265
Software Simulator (MPLAB SIM)	
Software Stack Pointer, Frame Pointer	
CALLL Stack Frame	. 109
Special Features of the CPU	. 375
Symbols Used in Opcode Descriptions	. 384

т

Temperature and Voltage Specifications	
AC	
Timer1	
Timer2/3 and Timer4/5	207
Timing Characteristics	
CLKO and I/O	413
Timing Diagrams	
10-bit ADC Conversion (CHPS<1:0> = 01,	
SIMSAM = 0, ASAM = 0,	
SSRC<3:0> = 000)	461
10-bit ADC Conversion (CHPS<1:0> = 01,	
SIMSAM = 0, ASAM = 1,	
SSRC<2:0> = 111,	
SAMC<4:0> = 00001)	461
10-bit ADC Conversion (CHPS<1:0> = 01,	
SIMSAM = 0, ASAM = 1, SSRC<3:0> = 111,	
SAMC<4:0> = 00010)	461
12-bit ADC Conversion	
(ASAM = 0, SSRC<3:0> = 000)	459
ECAN I/O	451
External Clock	411
I2Cx Bus Data (Master Mode)	447
I2Cx Bus Data (Slave Mode)	
I2Cx Bus Start/Stop Bits (Master Mode)	447
I2Cx Bus Start/Stop Bits (Slave Mode)	
Input Capture (CAPx)	
Motor Control PWM	419
Motor Control PWM Fault	
OC/PWM	
Output Compare (OCx)	417
QEA/QEB Input	
QEI Module Index Pulse	
Timer1, 2, 3 External Clock 413,	415
TimerQ (QEI Module) External Clock	
Timing Requirements	
CLKO and I/O	413
DCI AC-Link Mode	461
DCI Multi-Channel, I ² S Modes	
DMA Module	
External Clock	
Timing Specifications	
0 - F	

10-bit ADC Conversion Requirements	2
12-bit ADC Conversion Requirements)
CAN I/O Requirements	
I2Cx Bus Data Requirements (Master Mode)	3
I2Cx Bus Data Requirements (Slave Mode))
Motor Control PWM Requirements419)
Output Compare Requirements	
PLL Clock	
QEI External Clock Requirements)
QEI Index Pulse Requirements	
Quadrature Decoder Requirements	
Reset, Watchdog Timer, Oscillator Start-up Timer,	
Power-up Timer and Brown-out Reset	
Requirements414	ŧ
Simple OC/PWM Mode Requirements	3
Timer1 External Clock Requirements	
Timer2 External Clock Requirements	
Timer3 External Clock Requirements	3
·	

U

Universal Asynchronous Receiver Transmitter (UART)....281

۷

Voltage Regulator (On-Chip)	380

W

Watchdog Timer (WDT)	375, 381
Programming Considerations	
WWW Address	
WWW, On-Line Support	20

THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- Product Support Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQs), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com. Under "Support", click on "Customer Change Notification" and follow the registration instructions.

CUSTOMER SUPPORT

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- · Local Sales Office
- Field Application Engineer (FAE)
- Technical Support

Customers should contact their distributor, representative or field application engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: http://microchip.com/support

READER RESPONSE

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (480) 792-4150.

Please list the following information, and use this outline to provide us with your comments about this document.

TO:	Technical Publications Manager	Total Pages Sent
RE:	Reader Response	
From:	Name	
	Telephone: ()	FAX: ()
	ation (optional):	
Would	I you like a reply? Y N	
	e: dsPIC33EPXXXGP50X, dsF PIC24EPXXXGP/MC20X	PIC33EPXXXMC20X/50X, and Literature Number: DS70657F
Quest	ions:	
1. W	hat are the best features of this de	ocument?
2. Ho	ow does this document meet your	hardware and software development needs?
_		
3. Do	o you find the organization of this	document easy to follow? If not, why?
4. W	hat additions to the document do	you think would enhance the structure and subject?
5. W	hat deletions from the document of	could be made without affecting the overall usefulness?
6. Is	there any incorrect or misleading	information (what and where)?
7. Ho	ow would you improve this docum	ent?

DS70657F-page 506

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

	rk ily iize (KE (if app	3) —		Examples: dsPIC33EP64MC504-I/PT: dsPIC33, Enhanced Performance, 64 KB program memory, Motor Control, 44-pin, Industrial temperature, TQFP package.
Architecture:	33 24	= =	16-bit Digital Signal Controller 16-bit Microcontroller	
Flash Memory Family:	EP	=	Enhanced Performance	
Product Group:	GP MC	= =	General Purpose family Motor Control family	
Pin Count:	02 03 04 06		36-pin 44-pin	
Temperature Range:	I E		-40°C to+85°C (Industrial) -40°C to+125°C (Extended)	
Package:	ML MR PT SO SP SS TL TL		Plastic Thin Quad Flatpack - (64-pin) 10x10 mm body (TQFP) Plastic Small Outline, Wide - (28-pin) 7.50 mil body (SOIC) Skinny Plastic Dual In-Line - (28-pin) 300 mil body (SPDIP) Plastic Shrink Small Outline - (28-pin) 5.30 mm body (SSOP) Very Thin Leadless Array - (36-pin) 5x5 mm body (VTLA)	

NOTES:

Note the following details of the code protection feature on Microchip devices:

- · Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV = ISO/TS 16949=

Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, FlashFlex, KEELOQ, KEELOQ logo, MPLAB, PIC, PICmicro, PICSTART, PIC³² logo, rfPIC, SST, SST Logo, SuperFlash and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor, MTP, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

Analog-for-the-Digital Age, Application Maestro, BodyCom, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial Programming, ICSP, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, mTouch, Omniscient Code Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICkit, PICtail, REAL ICE, rfLAB, Select Mode, SQI, Serial Quad I/O, Total Endurance, TSHARC, UniWinDriver, WiperLock, ZENA and Z-Scale are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

GestIC and ULPP are registered trademarks of Microchip Technology Germany II GmbH & Co. & KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2011-2012, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

Rinted on recycled paper.

ISBN: 978-1-62076-689-7

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEEL0Q® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and mulfacture of development systems is ISO 9001:2000 certified.

© 2011-2012 Microchip Technology Inc.



Worldwide Sales and Service

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://www.microchip.com/ support

Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

Cleveland Independence, OH Tel: 216-447-0464 Fax: 216-447-0643

Dallas Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Farmington Hills, MI Tel: 248-538-2250 Fax: 248-538-2260

Indianapolis Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

Santa Clara Santa Clara, CA Tel: 408-961-6444 Fax: 408-961-6445

Toronto Mississauga, Ontario, Canada Tel: 905-673-0699 Fax: 905-673-6509

ASIA/PACIFIC

Asia Pacific Office Suites 3707-14, 37th Floor Tower 6, The Gateway Harbour City, Kowloon Hong Kong Tel: 852-2401-1200 Fax: 852-2401-3431 Australia - Sydney

Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

China - Beijing Tel: 86-10-8569-7000 Fax: 86-10-8528-2104

China - Chengdu Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

China - Chongqing Tel: 86-23-8980-9588 Fax: 86-23-8980-9500

China - Hangzhou Tel: 86-571-2819-3187

Fax: 86-571-2819-3189 China - Hong Kong SAR

Tel: 852-2401-1200 Fax: 852-2401-3431

China - Nanjing Tel: 86-25-8473-2460 Fax: 86-25-8473-2470

China - Qingdao Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

China - Shanghai Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

China - Shenyang Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

China - Shenzhen Tel: 86-755-8203-2660 Fax: 86-755-8203-1760

China - Wuhan Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

China - Xian Tel: 86-29-8833-7252 Fax: 86-29-8833-7256

China - Xiamen Tel: 86-592-2388138 Fax: 86-592-2388130

China - Zhuhai Tel: 86-756-3210040 Fax: 86-756-3210049

ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444 Fax: 91-80-3090-4123

India - New Delhi Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune Tel: 91-20-2566-1512 Fax: 91-20-2566-1513

Japan - Osaka Tel: 81-66-152-7160 Fax: 81-66-152-9310

Japan - Yokohama Tel: 81-45-471- 6166 Fax: 81-45-471-6122

Korea - Daegu Tel: 82-53-744-4301 Fax: 82-53-744-4302

Korea - Seoul Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

Malaysia - Penang Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila Tel: 63-2-634-9065 Fax: 63-2-634-9069

Singapore Tel: 65-6334-8870 Fax: 65-6334-8850

Taiwan - Hsin Chu Tel: 886-3-5778-366 Fax: 886-3-5770-955

Taiwan - Kaohsiung Tel: 886-7-213-7828 Fax: 886-7-330-9305

Taiwan - Taipei Tel: 886-2-2508-8600 Fax: 886-2-2508-0102

Thailand - Bangkok Tel: 66-2-694-1351 Fax: 66-2-694-1350

EUROPE

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen Tel: 45-4450-2828 Fax: 45-4485-2829

France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

UK - Wokingham Tel: 44-118-921-5869 Fax: 44-118-921-5820